数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS7622 数据表(PDF) 21 Page - Cirrus Logic

部件名 CS7622
功能描述  CCD Imager Analog Processor
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS7622 数据表(HTML) 21 Page - Cirrus Logic

Back Button CS7622 Datasheet HTML 17Page - Cirrus Logic CS7622 Datasheet HTML 18Page - Cirrus Logic CS7622 Datasheet HTML 19Page - Cirrus Logic CS7622 Datasheet HTML 20Page - Cirrus Logic CS7622 Datasheet HTML 21Page - Cirrus Logic CS7622 Datasheet HTML 22Page - Cirrus Logic CS7622 Datasheet HTML 23Page - Cirrus Logic CS7622 Datasheet HTML 24Page - Cirrus Logic CS7622 Datasheet HTML 25Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 36 page
background image
CS7622
DS322PP1
21
Black Level Control (MSB)
Default = 01h; Read/Write (address 0Ch)
Black Level Control - General
The black loop is a feedback system that causes the ADC output to settle to 64 during the register defined
black pixels. This has the purpose of removing any CCD and system offsets and defining 64 as the known
black level. The loop has an exponential settling response and the time constant of this loop is effected
by the black loop gain and the number of black pixels to accumulate before updating the black accumu-
lator. See Figure 10 for a block diagram of the black level loop.
Bit Number
7654321
0
Bit Name
RESERVED
accumulator8
Default
0000000
1
Bit
Mnemonic
Function
7:1
-
Reserved
0
accumulator8
Black Level Accumulator: is a 9 bit number representing an amount of offset
added to the input of the CDS circuit. The black level loop alters the black level
accumulator value to make the output of the ADC settle to code 64 during black
pixels. If desired the black loop may be disabled and written to manually to add
any desired amount of offset. There is a total of ~100 mV of offset range if the
offset range register setting is set to “1” or ~50 mV when this register setting is
set to “0”. This offset range is used to correct for CCD offsets plus internal off-
sets generated in the analog path of this chip. The offset range before subtract-
ing the internal offsets is as shown in the table below with the worst case
internal offsets being ±17 mV.(See Table 5)
Offset Range
(Reg 06h bit 0)
Max Offset
Blk Acc=511
Min Offset
Blk Acc=0
Accumulator
LSB Size
1
~30 mV
~-72 mV
~0.2 mV
0
~11 mV
~-40 mV
~0.1 mV
Table 5.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com