| 数据搜索系统,热门电子元器件搜索 |
|
M48T58 数据表(PDF) 9 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M48T58 数据表(HTML) 9 Page - STMicroelectronics |
|
9 / 27 page ![]() 9/27 M48T58, M48T58Y OPERATION MODES As Figure 6, page 5 shows, the static memory ar- ray and the quartz controlled clock oscillator of the M48T58/Y are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations to provide user accessible BYTEWIDE™ clock information in the bytes with addresses 1FF8h-1FFFh. The clock locations contain the century, year, month, date, day, hour, minute, and second in 24 hour BCD format (except for the century). Corrections for 28, 29 (leap year - valid until 2100), 30, and 31 day months are made automatically. Byte 1FF8h is the clock control reg- ister. This byte controls user access to the clock information and also stores the clock calibration setting. The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT™ READ/write memory cells. The M48T58/Y includes a clock control cir- cuit which updates the clock bytes with current in- formation once per second. The information can be accessed by the user in the same manner as any other location in the static memory array. The M48T58/Y also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out-of-tolerance condi- tion. When VCC is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low VCC.As VCC falls be- low the Battery Back-up Switchover Voltage (VSO), the control circuitry connects the battery which maintains data and clock operation until val- id power returns. Table 6. Operating Modes Note: X = VIH or VIL;VSO = Battery Back-up Switchover Voltage. 1. See Table 10, page 16 for details. Mode VCC E1 E2 G W DQ0-DQ7 Power Deselect 4.75 to 5.5V or 4.5 to 5.5V VIH X X X High Z Standby Deselect X VIL X X High Z Standby WRITE VIL VIH X VIL DIN Active READ VIL VIH VIL VIH DOUT Active READ VIL VIH VIH VIH High Z Active Deselect VSO to VPFD (min) (1) X X X X High Z CMOS Standby Deselect ≤ VSO(1) X X X X High Z Battery Back-up Mode |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |