| 数据搜索系统,热门电子元器件搜索 |
|
MM82PC12VI/A 数据表(PDF) 5 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
MM82PC12VI/A 数据表(HTML) 5 Page - National Semiconductor (TI) |
|
5 / 8 page ![]() Connection Diagrams Dual-In-Line Package TLC5596 – 10 Top View Order Number MM82PC12J or N See NS Package Number J24A or N24A Plastic Chip Carrier TLC5596 – 12 Top View Order Number MM82PC12V See NS Package Number V28A Logic Diagram TLC5596 – 11 Logic Table A STB MD DS1 DS2 Data Out Equals 0 0 0 TRI-STATE 1 0 0 TRI-STATE 0 1 0 Data Latch 1 1 0 Data Latch 0 0 1 Data Latch 1 0 1 Data In 0 1 1 Data In 1 1 1 Data In Note CLR K resets data latch to the output low state The data latch clock is level sensitive a low level clock latches the data Logic Table B CLR DS1 DS2 STB Q INT 0 RESET 0 0 0 1 10 0 0 1 10 K 10 1 1 RESET 0 0 0 10 0 0 1 Internal Service Request flip-flop 5 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |