ADCMP396 datasheet(14/18 Pages) AD

14 / 18 page

ADCMP394/ADCMP395/ADCMP396

Data Sheet

Rev. B | Page 14 of 18

Figure 38. Programmable Sequencing Control Circuit Timing Diagram

When the SEQ signal changes from low to high impedance, the

load capacitor, CL, starts to charge. The time it takes to charge the

load capacitor to the pull-up voltage (in this case, VREF or VCC) is the

maximum delay programmable in the circuit. It is recommended

to have the threshold within 10% to 90% of the pull-up voltage.

Calculate the maximum allowable delay by

tMAX = 2.2RPULLUPCLOAD

(17)

The delay of each output is changed by changing the threshold

voltage, V1 to V4, when the comparator changes its output state.

To calculate the voltage thresholds for the comparator, use the

following formulas:



















PULLUP

REF

(18)



















PULLUPC

REF

(19)



















PULLUPC

REF

(20)



















PULLUP

REF

(21)

The threshold voltages can come from a voltage reference or a

voltage divider circuit, as shown in Figure 36.

First, determine the allowable current, IDIV, flowing through the

resistor divider. After the value for IDIV is determined, calculate

R1, R2, R3, R4, and R5 using the following formulas:

DIV

REF

DIV





(22)

REF

DIV

V1R

R1 

(23)

V2R

REF

DIV





(24)

V3R

REF

DIV





(25)

V4R

REF

DIV





(26)

R5 = RDIV − R1 − R2 − R3 − R4

(27)

To create a mirrored voltage sequence, add a resistor (RMIRROR)

between the pull-up resistor (RPULLUP) and the load capacitor

(CL) as shown in Figure 39.

Figure 39. Circuit Configuration for a Mirrored Voltage Sequencer

Figure 39 shows the circuit configuration for a mirrored voltage

sequencer. When SEQ changes from low to high impedance, the

response is similar to Figure 38. When SEQ changes from high

to low impedance, the load capacitor (CL) starts to discharge at

a rate set by RMIRROR. The delay of each comparator is dependent

on the threshold voltage previously set for t1 to t4. The result is a

mirrored power-down sequence.

SEQ

VCL

OUT4

OUT3

OUT2

OUT1

OUT4

OUT3

OUT2

OUT1

RPULL-UP

VREF/VCC

INA+

INA–

INB+

INB–

INA+

INA–

INB+

INB–

SEQ

RMIRROR

ADCMP396 数据表(PDF) 14 Page - Analog Devices

ADCMP396 数据表(HTML) 14 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

数据表下载