数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ASM1832 数据表(PDF) 4 Page - Alliance Semiconductor Corporation

部件名 ASM1832
功能描述  3.3V UP Power Supply Monitor and Reset Circuit
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALSC [Alliance Semiconductor Corporation]
网页  https://www.alliancememory.com
标志 ALSC - Alliance Semiconductor Corporation

ASM1832 数据表(HTML) 4 Page - Alliance Semiconductor Corporation

  ASM1832 Datasheet HTML 1Page - Alliance Semiconductor Corporation ASM1832 Datasheet HTML 2Page - Alliance Semiconductor Corporation ASM1832 Datasheet HTML 3Page - Alliance Semiconductor Corporation ASM1832 Datasheet HTML 4Page - Alliance Semiconductor Corporation ASM1832 Datasheet HTML 5Page - Alliance Semiconductor Corporation ASM1832 Datasheet HTML 6Page - Alliance Semiconductor Corporation ASM1832 Datasheet HTML 7Page - Alliance Semiconductor Corporation ASM1832 Datasheet HTML 8Page - Alliance Semiconductor Corporation ASM1832 Datasheet HTML 9Page - Alliance Semiconductor Corporation  
Zoom Inzoom in Zoom Outzoom out
 4 / 9 page
background image
4 of 9
Notice: The information in this document is subject to change without notice
3.3V µP Power Supply Monitor and Reset Circuit
ASM1832
rev 1.5
February 2005
signals. The pushbutton input is debounced and is pulled
HIGH through an internal 40k
Ω resistor.
When PBRST is held LOW for the minimum time tPB, both
resets become active and remain active for a minimum time
period of 250ms after PBRST returns HIGH.
The debounced input is guaranteed to recognize pulses
greater than 20ms. No external pull-up resistor is required,
since PBRST is pulled HIGH by an internal 40k
Ω resistor.
The PBRST can be driven from a TTL or CMOS logic line or
shorted to ground with a mechanical switch.
Watchdog Timer and ST Input
A watchdog timer stops and restarts a microprocessor that is
“hung-up”. The µP must toggle the ST input within a set
period (as selectable through TD input) to verify proper
software execution. If the ST is not toggled low within the
minimum timeout period, reset signals become active. On
power-up after the supply voltage returns to an in-tolerance
condition, the reset signal remains active for 250ms
minimum,
allowing
the
power
supply
and
system
microprocessor to stabilize.
ST Pulses as short as 20ns can be detected.
Timeouts periods of approximately 150ms, 610ms or
1,200ms are selected through the TD pin.
The watchdog timer can not be disabled. It must be strobed
with a high-to-low transition to avoid watchdog timeout and
reset.
VOH
VOL
RESET
RESET
PBRST
tPB
tPDLY
VIH
tRST
Figure 3: Timing Diagram: Pushbutton Reset
PBRST
TD
TOL
GND
VCC
ST
RESET
RESET
1
2
3
4
5
6
7
8
µP
RESET
Supply
Voltage
ASM1832
Figure 4: Application Circuit: Pushbutton Reset
VIL
I/O
TD Voltage level
Watchdog Time-out Period
(ms)
Min
Nom
Max
GND
62.5
150
250
Floating
250
610
1000
VCC
500
1200
2000
Valid
Valid
Invalid
ST
RESET
tRST
tST
tTD (min)
tTD (max)
Strobe
Strobe
Strobe
Figure 5: Timing Diagram: Strobe Input
Note: ST is ignored whenever a reset is active
PBRST
TD
TOL
GND
VCC
ST
RESET
1
2
3
4
6
7
8
µP
RESET
Supply
Voltage
ASM1832
Figure 6: Application Circuit: Watchdog Timer
Decoder
Address
Bus
MREQ
5
RESET



Html Pages

1 2 3 4 5 6 7 8 9


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com