13/19

STV7710/WAF

AC TIMING REQUIREMENTS

7

AC TIMING REQUIREMENTS

(Vcc = 4.5v to 5.5v, Tamb = -20 to +85°C, input signals max leading edge & trailing edge

(tr, tf) = 5ns)

Symbol

Parameter

Min

Typ

Max

Unit

Data clock period

25

-

-

ns

Duration of CLK pulse at high level

10

-

-

ns

Duration of CLK pulse at low level

10

-

-

ns

Set-up time of data input before low to high clock

transition

5-

-

ns

Hold-time of data input after low to high clock

transition

5-

-

ns

Hold-time of

STB after low to high clock transition

5-

-

ns

STB low level pulse duration

10

-

-

ns

STB set-up time before CLK rise

5-

-

ns