| 数据搜索系统,热门电子元器件搜索 |
|
ICS840021 数据表(PDF) 6 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS840021 数据表(HTML) 6 Page - Integrated Circuit Systems |
|
6 / 11 page ![]() 840021AG www.icst.com/products/hiperclocks.html REV. A NOVEMBER 30, 2004 6 Integrated Circuit Systems, Inc. ICS840021 FEMTOCLOCKS™CRYSTAL-TO- LVCMOS/LVTTL CLOCK GENERATOR APPLICATION INFORMATION Figure 2. CRYSTAL INPUt INTERFACE CRYSTAL INPUT INTERFACE The ICS840021 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in Figure 2 below were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts. As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS840021 provides separate power supplies to isolate any high switching noise from the out- puts to the internal PLL. V DD and VDDA should be individually con- nected to the power supply plane through vias, and bypass ca- pacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10 Ω resistor along with a 10µF and a .01µF bypass capacitor should be connected to each V DDA pin. POWER SUPPLY FILTERING TECHNIQUES FIGURE 1. POWER SUPPLY FILTERING 10 Ω V DDA 10 µF .01 µF 3.3V .01 µF V DD C1 33p X1 18pF Parallel Crystal C2 27p XTAL_OUT XTAL_IN |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |