数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS840021 数据表(PDF) 6 Page - Integrated Circuit Systems

部件名 ICS840021
功能描述  FEMTOCLOCKS??CRYSTAL-TO-LVCMOS/ LVTTL CLOCK GENERATOR
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ICST [Integrated Circuit Systems]
网页  http://www.icst.com
标志 ICST - Integrated Circuit Systems

ICS840021 数据表(HTML) 6 Page - Integrated Circuit Systems

Back Button ICS840021 Datasheet HTML 2Page - Integrated Circuit Systems ICS840021 Datasheet HTML 3Page - Integrated Circuit Systems ICS840021 Datasheet HTML 4Page - Integrated Circuit Systems ICS840021 Datasheet HTML 5Page - Integrated Circuit Systems ICS840021 Datasheet HTML 6Page - Integrated Circuit Systems ICS840021 Datasheet HTML 7Page - Integrated Circuit Systems ICS840021 Datasheet HTML 8Page - Integrated Circuit Systems ICS840021 Datasheet HTML 9Page - Integrated Circuit Systems ICS840021 Datasheet HTML 10Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 11 page
background image
840021AG
www.icst.com/products/hiperclocks.html
REV. A NOVEMBER 30, 2004
6
Integrated
Circuit
Systems, Inc.
ICS840021
FEMTOCLOCKS™CRYSTAL-TO-
LVCMOS/LVTTL CLOCK GENERATOR
APPLICATION INFORMATION
Figure 2. CRYSTAL INPUt INTERFACE
CRYSTAL INPUT INTERFACE
The ICS840021 has been characterized with 18pF parallel
resonant crystals. The capacitor values, C1 and C2, shown in
Figure 2 below were determined using a 25MHz, 18pF parallel
resonant crystal and were chosen to minimize the ppm error.
The optimum C1 and C2 values can be slightly adjusted for
different board layouts.
As in any high speed analog circuitry, the power supply pins are
vulnerable to random noise. The ICS840021 provides separate
power supplies to isolate any high switching noise from the out-
puts to the internal PLL. V
DD and VDDA should be individually con-
nected to the power supply plane through vias, and bypass ca-
pacitors should be used for each pin. To achieve optimum
jitter performance, power supply isolation is required.
Figure 1
illustrates how a 10
Ω resistor along with a 10µF and a .01µF
bypass capacitor should be connected to each V
DDA pin.
POWER SUPPLY FILTERING TECHNIQUES
FIGURE 1. POWER SUPPLY FILTERING
10
V
DDA
10
µF
.01
µF
3.3V
.01
µF
V
DD
C1
33p
X1
18pF Parallel Crystal
C2
27p
XTAL_OUT
XTAL_IN



Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com