| 数据搜索系统,热门电子元器件搜索 |
|
LR9211L-18-AF5-R 数据表(PDF) 2 Page - Unisonic Technologies |
|
|
|||||||||||||||||||||||||||||
LR9211L-18-AF5-R 数据表(HTML) 2 Page - Unisonic Technologies |
|
2 / 6 page ![]() LR9211 Preliminary CMOS IC UNISONICTECHNOLOGIESCO.,LTD 2 of 6 www.unisonic.com.tw QW-R102-103.a MARKING PACKAGE VOLTAGE CODE MARKING SOT-25 18: 1.8V AD: ADJ PIN CONFIGURATION 3 2 1 4 5 EN GND VIN VOUT NC/FB PIN DESCRIPTION PIN NO. PIN NAME DESCRIPTION 1 VIN Input Voltage. This pin connects to the source of the internal pass transistor that supplies current to the output pin. Bypass VIN to GND with a minimum 1uF ceramic capacitor. Place the decoupling capacitor physically as close as possible to the device. 2 GND Ground. 3 EN Enable Input. Pulling this pin below 0.35V turns the regulator off, reducing the quiescent current to a fraction of its operating value. This pin is not available for 3-pin packages. 4 FB/NC Feedback Pin(ADJ Version). this pin is connected to an external resistor divider, turns to adjustable output voltage; VOUT=0.8*(R1+R2)/R1(V); NC Pin(fixed version); 5 VOUT Output Voltage. This pin is power output of the device. A pull low resistance exists when the device is disabled by pulling low the EN pin. To maintain adequate transient response to large load change, a minimum 1uF ceramic capacitor is required to reduce the effects of current transients on VOUT. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |