www.onsemi.com

2

Pin Configuration

Figure 2. Pin Assignm ents (Top Through View )

Pin Descriptions

Pin #

Name

Description

1

D+

USB 2.0 High Speed or Full Speed Data Bus D+

2

D-

USB 2.0 High Speed or Full Speed Data Bus D-

3

GND

Ground

4

SEL[0]

Path Selection Control Inputs (see functional table below)

5

HSD1-

Multiplexed First Source Path for D-

6

HSD1+

Multiplexed First Source Path for D+

7

HSD2-

Multiplexed Second Source Path for D-

8

HSD2+

Multiplexed Second Source Path for D+

9

HSD3-

Multiplexed Third Source Path for D-

10

HSD3+

Multiplexed Third Source Path for D+

11

SEL[1]

Path Selection Control Inputs (see functional table below)

12

Supply Voltage

Functional Table

Mode

SEL[1]

SEL[0]

Function

Sleep Mode

0

0

D+, D- Switch Paths Open

USB Port 1

0

1

D+=HSD1+, D-=HSD1-

USB Port 2

1

0

D+=HSD2+, D-=HSD2-

USB Port 3

1

1

D+=HSD3+, D-=HSD3-

HSD1 –

5

HSD1+

6

SEL[0]

4

GND

3

D–

10

9

11

12

D+

2

1

7

8

HSD3+

HSD3 –

SEL[1]