数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HMC911LC4BTR-R5 数据表(PDF) 5 Page - Analog Devices

部件名 HMC911LC4BTR-R5
功能描述  Broadband Analog Time Delay to 24 GHz
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

HMC911LC4BTR-R5 数据表(HTML) 5 Page - Analog Devices

  HMC911LC4BTR-R5 Datasheet HTML 1Page - Analog Devices HMC911LC4BTR-R5 Datasheet HTML 2Page - Analog Devices HMC911LC4BTR-R5 Datasheet HTML 3Page - Analog Devices HMC911LC4BTR-R5 Datasheet HTML 4Page - Analog Devices HMC911LC4BTR-R5 Datasheet HTML 5Page - Analog Devices HMC911LC4BTR-R5 Datasheet HTML 6Page - Analog Devices HMC911LC4BTR-R5 Datasheet HTML 7Page - Analog Devices HMC911LC4BTR-R5 Datasheet HTML 8Page - Analog Devices HMC911LC4BTR-R5 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 13 page
background image
Data Sheet
HMC911
Rev. B | Page 5 of 13
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
13
6
EN
VEE
5
GND
14 GND
4
INN
15 QN
3
INP
16 QP
2
GND
17 GND
1
NC
18 NC
GND
PACKAGE
BASE
HMC911
TOP VIEW
(Not to Scale)
NOTES
1. NC = NO CONNECT.
2. EXPOSED PAD. CONNECT THE EXPOSED
PAD TO RF/DC GROUND
Figure 2. Pin Configuration
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 18
NC
No Connect. These pins are not connected internally; however, all data shown herein was measured with these
pins connected to RF/dc ground externally.
2, 5, 14, 17
GND
Ground Pin. Connect these signal grounds to 0 V. See Figure 3 for the interface schematic.
3
INP
Positive Differential RF Input Pin. See Figure 4 for the interface schematic.
4
INN
Negative Differential RF Input Pin. See Figure 4 for the interface schematic.
6
EN
Enable Pin for the Time Delay. For normal operation, leave this pin open or apply 3.3 V. To disable the HMC911,
apply 0 V. When disabled, the total current consumption drops to 15 mA. See Figure 5 for the interface schematic.
7, 8, 11, 13
VEE
Supply Grounds. Connect these pins to 0 V. See Figure 6 for the interface schematic.
9
VDCP
Positive Differential Time Delay Control Pin. See Figure 7 for the interface schematic.
10
VDCN
Negative Differential Time Delay Control Pin. See Figure 7 for the interface schematic.
12
VAC
Output Amplitude Control Pin. See Figure 8 for the interface schematic.
15
QN
Negative Differential RF Output Pin. See Figure 9 for the interface schematic.
16
QP
Positive Differential RF Output Pin. See Figure 9 for the interface schematic.
19 to 24
VCC
Positive Supply Pins. See Figure 10 for the interface schematic.
EPAD
Exposed Pad. Connect the exposed pad to RF/dc ground.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com