MP6538 – 100V, THREE-PHASE, BLDC MOTOR PRE-DRIVER WITH HALL SIGNAL INTERFACE

MP6538 Rev. 1.01

www.MonolithicPower.com

9

4/20/2018

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

PIN FUNCTIONS

Pin #

Name

Description

1

GND

Ground.

2

VIN

Input supply voltage.

3

CSO

Current sense output and OCP off time adjust.

4

LDO

Gate drive LDO output/base drive for external NPN transistor.

5

VREG

Gate driver supply voltage.

6

BSTA

Bootstrap output phase A.

7

SHA

High-side source connection phase A.

8

GHA

High-side gate drive phase A.

9

GLA

Low-side gate drive phase A.

10

BSTB

Bootstrap output phase B.

11

SHB

High-side source connection phase B.

12

GHB

High-side gate drive phase B.

13

GLB

Low-side gate drive phase B.

14

BSTC

Bootstrap output phase C.

15

SHC

High-side source connection phase C.

16

GHC

High-side gate drive phase C.

17

GLC

Low-side gate drive phase C.

18

LSS

Low-side source connection.

19

HC

Phase C Hall-sensor input.

20

HB

Phase B Hall-sensor input.

21

HA

Phase A Hall-sensor input.

22

nBRAKE

Active-low logic input for the braking function.

23

PWM

External PWM control for speed/torque.

24

DIR

Logic input to determine the direction of the motor torque output.

25

nFAULT

Fault indication. nFAULT is an open-drain output type. nFAULT is logic low when in a

fault condition.

26

nSLEEP

Sleep mode input. Drive nSLEEP to logic low to operate the device in a low-power

sleep mode. Float nSLEEP to enable the device.

27

OCREF

Over-current protection reference input.

28

DT

Dead-time setting.