数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ICS952801 数据表(PDF) 9 Page - Integrated Circuit Systems

部件名 ICS952801
功能描述  Programmable Timing Control HubTM for K8TM processor
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ICST [Integrated Circuit Systems]
网页  http://www.icst.com
标志 ICST - Integrated Circuit Systems

ICS952801 数据表(HTML) 9 Page - Integrated Circuit Systems

Back Button ICS952801 Datasheet HTML 5Page - Integrated Circuit Systems ICS952801 Datasheet HTML 6Page - Integrated Circuit Systems ICS952801 Datasheet HTML 7Page - Integrated Circuit Systems ICS952801 Datasheet HTML 8Page - Integrated Circuit Systems ICS952801 Datasheet HTML 9Page - Integrated Circuit Systems ICS952801 Datasheet HTML 10Page - Integrated Circuit Systems ICS952801 Datasheet HTML 11Page - Integrated Circuit Systems ICS952801 Datasheet HTML 12Page - Integrated Circuit Systems ICS952801 Datasheet HTML 13Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 22 page
background image
9
Integrated
Circuit
Systems, Inc.
ICS952801
Advance Information
0719—01/22/03
I
2C Table: Function Control Register
Control
Function
Bit 7
PDEN
PD# Enable
RW
Disable
Enable
1
Bit 6
PCICLK7
Output Control
RW
Disable
Enable
1
Bit 5
WDS_EN
WD Soft Enable
RW
Disable
Enable
1
Bit 4
PCICLK6
Output Control
RW
Disable
Enable
1
Bit 3
AFS1
Async Rom SEL_1
RW
0
Bit 2
AFS0
Async Rom SEL_0
RW
0
Bit 1
AEN1
RW
0
Bit 0
AEN0
RW
0
Zclk/Agp/Pci Freq
Source Select Control
See Table 3: Async Z-CLK
Frequency Selection Table
See Table 4 : ZCLK, AGP &
PCI Frequency Source
Decode Table
-
-
-
25
-
-
1PWD
-
26
Name
Pin #
Byte 0
Type
0
Table 3: Asynchronous ZCLK Frequency Selection Table
Table 4: ZCLK, AGP & PCI Frequency Source Decode Table
Byte0 Bit3
Byte0 Bit2
ZCLK Frequency
Byte0 Bit1
Byte0 Bit0
ZCLK & AGP & PCI
0
0
64.01
0
0
See Table 1, QuadRom
Frequency Table
0
1
72.01
0
1
N-Programming for
AGP/PCI/ZCLK
1
0
82.30
1
0
See Table 1 for AGP/PCI,
Table 3 for ZCLK
1
1
144.02
1
1
N-Programming for AGP/PCI,
Table 3 for ZCLK
I
2C Table: Async N-Programming Frequency Select Register
Control
Function
Bit 7
N PLL3 Div7
RW
-
-
0
Bit 6
N PLL3 Div6
RW
-
-
1
Bit 5
N PLL3 Div5
RW
-
-
0
Bit 4
N PLL3 Div4
RW
-
-
0
Bit 3
N PLL3 Div3
RW
-
-
0
Bit 2
N PLL3 Div2
RW
-
-
1
Bit 1
N PLL3 Div1
RW
-
-
1
Bit 0
N PLL3 Div0
RW
-
-
1
I
2C Table: Reserved Register
Control
Function
Bit 7
Reserved
Reserved
RW
-
-
1
Bit 6
Reserved
Reserved
RW
-
-
1
Bit 5
Reserved
Reserved
RW
-
-
1
Bit 4
Reserved
Reserved
RW
-
-
1
Bit 3
Reserved
Reserved
RW
-
-
1
Bit 2
Reserved
Reserved
RW
-
-
1
Bit 1
Reserved
Reserved
RW
-
-
1
Bit 0
Reserved
Reserved
RW
-
-
1
The decimal
representation of N
PLL2 Div (7:0) + 8 is
equal to VCO divider
value for PLL2. Default
at power up =
66.67MHz
-
-
Name
-
-
-
1
1PWD
0
Type
PWD
0
-
-
Name
Type
Byte 2
-
Pin #
-
Pin #
-
Byte 1
-
-
-
-
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com