DVRFD615X2 Development Board

The values of bypass capacitors are closely related to circuit

performance and operation. Parasitic inductance is a charac-

teristic of any circuit board and high drive currents cause

high frequency ringing to occur at the corners of the rising or

falling edge of the output signal as a result of this inductance.

The value of this high frequency ringing is usually in the tens

of megahertz and so the spread of capacitance values is in

the tens of microfarads region. Each bypass capacitor is con-

sidered its own network with associated frequency response;

replacing the individual capacitors with an equivalent capaci-

tor of the total combined value does not have the same ef-

fect.

Circuit Operation

The inputs to the IXRFD615X2 have a positive going thresh-

old of approximately 3.25 V with a hysterisis of 0.2 V. The

typical input signal level range is 5 V up to Vcc.

Apply input signals to the SMB connectors with minimum

suggested amplitude of 5 V. If a SMB type connector and

cable are not available, it is possible to take a small coax,

unwind the outer conductor braid, twist it together, and solder

the center conductor to the input pin of the SMB connector

and the braid to the ground pins.

Apply a supply voltage to the circuit, positive to the Vcc test

point and ground to the GND test point. The suggested oper-

ating point is Vcc = 12 V.

Operation can now be observed by placing a scope probe on

the output of the driver. Figures 10 through 12 show typical

operation with no load attached to output of driver.

See the IXRFD615X2 datasheet for additional performance

data at www.ixyscolorado.com

Table 2– Ordering Information

Ordering Information

Part Number

Device Layout

DVRFD615X2 150/275 DE150 or DE275 series MOSFETs

© 2016 IXYS RF

An

IXYS Company

1609 Oakridge Dr., Suite 100

Fort Collins, CO USA 80525

970-493-1901 Fax: 970-232-3025

Email: sales@ixyscolorado.com

Web: http://www.ixyscolorado.com

Figure 10– 1MHz output signal

Figure 11– Rising edge of output signal

Figure 12– Falling edge of output signal