数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

MAX8903NETI+T 数据表(PDF) 23 Page - Maxim Integrated Products

部件名 MAX8903NETI+T
功能描述  2A 1-Cell Li DC-DC Chargers for USB and Adapter Power
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  https://www.maximintegrated.com/en.html
标志 MAXIM - Maxim Integrated Products

MAX8903NETI+T 数据表(HTML) 23 Page - Maxim Integrated Products

Back Button MAX8903NETI+T Datasheet HTML 19Page - Maxim Integrated Products MAX8903NETI+T Datasheet HTML 20Page - Maxim Integrated Products MAX8903NETI+T Datasheet HTML 21Page - Maxim Integrated Products MAX8903NETI+T Datasheet HTML 22Page - Maxim Integrated Products MAX8903NETI+T Datasheet HTML 23Page - Maxim Integrated Products MAX8903NETI+T Datasheet HTML 24Page - Maxim Integrated Products MAX8903NETI+T Datasheet HTML 25Page - Maxim Integrated Products MAX8903NETI+T Datasheet HTML 26Page - Maxim Integrated Products MAX8903NETI+T Datasheet HTML 27Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 30 page
background image
MAX8903A–E/G/H/J/N/Y
2A 1-Cell Li+ DC-DC Chargers
for USB and Adapter Power
23
Maxim Integrated
on-time constraints (tONMIN), the regulator becomes a
fixed minimum on-time valley current regulator.
Versions of the MAX8903 with fSW = 4MHz offer the
smallest LOUT while delivering good efficiency with low
input voltages (5V or 9V). For applications that use high
input voltages (12V), the MAX8903G with fSW = 1MHz
is the best choice because of its higher efficiency.
For a given maximum output voltage, the minimum
inductor ripple current condition occurs at the lowest
input voltage that allows the regulator to maintain fSW
operation. If the minimum input voltage dictates an off-
time less than tOFFMIN, then the minimum inductor rip-
ple condition occurs just before the regulator enters
fixed minimum off-time operation. To allow the current-
mode regulator to provide a low-jitter, stable duty factor
operation, the minimum inductor ripple current
(IL_RIPPLE_MIN) should be greater than 150mA in the
minimum inductor ripple current condition. The maxi-
mum allowed output inductance LOUT_MAX is therefore
obtained using the equations (1) and (2) below.
(1)
otherwise,
where tOFF is the off-time, VSYS(MAX) is maximum charger
output voltage, and VDC(MIN) is minimum DC input volt-
age.
(2)
where LOUT_MAX is the maximum allowed inductance.
To obtain a small-sized inductor with acceptable core
loss, while providing stable, jitter-free operation at the
advertised fSW, the actual output inductance (LOUT), is
obtained by choosing an appropriate ripple factor K, and
picking an available inductor in the range inductance
yielded by equations (2), (3), and (4). LOUT should also
not be lower than the minimum allowable inductance as
shown in Table 6. The recommended ripple factor ranges
from (0.2
≤ K ≤ 0.45) for (2A ≥ ISDLIM ≥ 1A) designs.
(3)
where tOFF is the minimum off-time obtained from (1).
(4)
where VDC(MAX) is maximum input voltage, VSYS(MIN) is
the minimum charger output voltage, and tON is the on-
time at high input voltage, as given by the following
equation:
(5)
otherwise,
The saturation current DC rating of the inductor (ISAT)
must be greater than the DC step-down output current
limit (ISDLIM) plus one-half the maximum ripple current,
as given by equation (6).
(6)
where ILRIPPLE_MAX is the greater of the ripple currents
obtained from (7) and (8).
(7)
(8)
PCB Layout and Routing
Good design minimizes ground bounce and voltage gra-
dients in the ground plane, which can result in instability
or regulation errors. The GND and PGs should connect to
the power-ground plane at only one point to minimize the
effects of power-ground currents. Battery ground should
connect directly to the power-ground plane. The ISET
and IDC current-setting resistors should connect directly
to GND to avoid current errors. Connect GND to the
exposed pad directly under the IC. Use multiple tightly
spaced vias to the ground plane under the exposed pad
to help cool the IC. Position input capacitors from DC,
SYS, BAT, and USB to the power-ground plane as close
as possible to the IC. Keep high current traces such as
those to DC, SYS, and BAT as short and wide as possi-
ble. Refer to the MAX8903A Evaluation Kit for a suitable
PCB layout example.
IL
VV
t
L
RIPPLE MIN T
DC MAX
SYS MIN
ON
O
ON
__
()
(
)
= ()
×
−
U
UT
IL
Vt
L
RIPPLE MIN T
SYS MAX
OFF
OUT
OFF
__
()
=
×
II
IL
SAT
SDLIM
RIPPLE MAX
>+
_
2
⎝
=×
t
V
Vf
ON
SYS MIN
DC MAX
SW
()
()
1
tt
if
V
Vf
ON
ONMIN
SYS MIN
DC MAX
SW
=×
⎛
⎝
⎜
⎞
⎠
⎟
()
()
1
≤≤ tONMIN,
L
VV
t
K
OUT MIN t
DC MAX
SYS MIN
ON
ON
__
()
(
)
= ()
×
×
−
IISDLIM
L
Vt
KI
OUT MIN T
SYS MAX
OFF
SDLIM
OFF
__
()
=
×
×
L
Vt
I
OUT MAX
SYS MAX
OFF
L RIPPLE MIN
_
()
__
=
×
=
⎛
⎝
−
1
t
V
V
OFF
SYS MAX
DC MIN
()
()
⎜⎜
⎞
⎠
⎟ ×
1
fSW
tt
if
V
V
OFF
OFFMIN
SYS MAX
DC MIN
=
⎛
⎝
⎜
⎞
⎠
⎟
−
()
()
1
××≤
1
f
t
SW
OFFMIN,



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com