DSM2180F3 datasheet(37/63 Pages) STMICROELECTRONICS

37 / 63 page

37/63

DSM2180F3

Figure 22. Port D Structure

Port D – Functionality and Structure

Port D has three I/O pins. See Figure 22 and Fig-

ure 23. Port D can be configured to perform one or

more of the following functions:

MCU I/O Mode

DPLD Output – External Chip Selects, ECS0-2

does not consume OMCs

CPLD Input – direct input to the CPLD, does not

use IMCs

Slew rate – pins can be set up for fast slew rate

Port D pins can be configured in PSDsoft as in-

put pins for other dedicated functions:

CLKIN (PD1) as input to the OMCs Flip-flops

PSD Chip Select Input (CSI, PD2). Driving this

signal logic High disables the Flash memory,

putting it in standby mode.

External Chip Select. The DPLD also provides

three External Chip Select outputs (ESC0-2) on

Port D pins that can be used to select external de-

vices as defined in PSDsoft Express. Each Exter-

nal Chip Select consists of one product term that

can be configured active High or Low. The output

enable of the pin is controlled by either the output

enable product term or the Direction Register.

(See Figure 23.) External Chip Selects for Port D

pins do not consume OMCs. External chip select

outputs can also come from the CPLD if chip se-

lect equations are specified in PSDsoft Express for

Ports B or C.

DATA OUT

REG.

ECS[ 2: 0]

READ MUX

CPLD - INPUT

DIR REG.

DATA IN

ENABLE PRODUCT

TERM (.OE)

OUTPUT

SELECT

OUTPUT

MUX

PORT D PIN

DATA OUT

AI02889

DSM2180F3 数据表(PDF) 37 Page - STMicroelectronics

DSM2180F3 数据表(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

数据表下载