| 数据搜索系统,热门电子元器件搜索 |
|
EM8564AS7 数据表(PDF) 10 Page - Excelliance MOS Corp. |
|
|
|||||||||||||||||||||||||||||
EM8564AS7 数据表(HTML) 10 Page - Excelliance MOS Corp. |
|
10 / 12 page ![]() 2013/05/16 A.1 10 EM8564A Soft Start The EM8564A has an internal soft-start circuit that increases cycle-by-cycle current limit comparator inverting input voltage slowly after it starts. The typical soft-start time is 3.5mS. The pulse width to the power MOSFET is progressively increased to establish the correct working conditions for transformers, rectifier diodes and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. It also helps prevent transformer saturation and reduces the stress on the secondary diode during startup. Slope compensation In the conventional application, the problem of the stability is a critical issue for current mode controlling, when it operates in high than 50% of the duty cycle. The EM8564A built in saw-tooth slope compensation. So it requires no extra component. Brown-In/Out Function The EM8564A has a built-in internal brown-in/out protection comparator monitoring voltage of BNO pin. Fig. 16 shows a resistive divider with low-pass filtering for line-voltage detection on the BNO pin. Fig. 16 If the BNO pin voltage is lower than 2.3V, the PWM gate is disabled to protect the system from over current. If the BNO pin increases above 2.8V, the EM8564A starts up. If the BNO pin voltage is lower than 0.2V, the Brown-in/out function is disabled to allow the EM8564A to start up. Deep Burst Mode Operation At no load or light load condition, majority of the power dissipation in switching power supply is form switching loss on the power MOSFET, the core loss of the transformer and the loss on the snubber. The magnitude of power loss is in proportion to the number of switching events within a fixed period of time. Reducing switching events leads reduction on the power loss and conserves the energy. The EM8564A adjusts the switching mode according to the load condition, the COMP pin voltage drops below Deep Burst mode in-threshold level (typical 1.3V). Device enters Deep Burst Mode Control. The Gate drive output remains at off state to minimize the switching loss and reduces the standby power consumption. And when the COMP pin voltage exceed the burst mode on threshold level (typical 1.4V). The Gate drive output starts active. The COMP pin voltage immediately increases if there is a high load. When the COMP pin voltage exceed the Deep Burst mode out-threshold level (typical 1.5V), the device goes to normal mode. During the Deep Burst mode, the CS level is controlled to 0.3V. Fig. 17 shows the signals of Deep Burst mode. time VCC COMP Vcs Burst Deep Burst 0.3V 1.3V 1.4V 1.5V Fig. 17 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |