数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC16F636TE/MF 数据表(PDF) 13 Page - Microchip Technology

部件名 PIC16F636TE/MF
功能描述  8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY
PDF  196 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC16F636TE/MF 数据表(HTML) 13 Page - Microchip Technology

Back Button PIC16F636TE/MF Datasheet HTML 9Page - Microchip Technology PIC16F636TE/MF Datasheet HTML 10Page - Microchip Technology PIC16F636TE/MF Datasheet HTML 11Page - Microchip Technology PIC16F636TE/MF Datasheet HTML 12Page - Microchip Technology PIC16F636TE/MF Datasheet HTML 13Page - Microchip Technology PIC16F636TE/MF Datasheet HTML 14Page - Microchip Technology PIC16F636TE/MF Datasheet HTML 15Page - Microchip Technology PIC16F636TE/MF Datasheet HTML 16Page - Microchip Technology PIC16F636TE/MF Datasheet HTML 17Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 196 page
background image
© 2005 Microchip Technology Inc.
Preliminary
DS41232B-page 11
PIC12F635/PIC16F636/639
2.0
MEMORY ORGANIZATION
2.1
Program Memory Organization
The PIC12F635/PIC16F636/639 devices have a 13-bit
program counter capable of addressing an 8K x 14
program memory space. Only the first 1K x 14
(0000h-03FFh, for the PIC12F635) and 2K x 14
(0000h-07FFh, for the PIC16F636/639) is physically
implemented. Accessing a location above these
boundaries will cause a wrap around within the first
2K x 14 space. The Reset vector is at 0000h and the
interrupt vector is at 0004h (see Figure 2-1).
2.2
Data Memory Organization
The data memory (see Figure 2-2) is partitioned into
two banks, which contain the General Purpose
Registers (GPR) and the Special Function Registers
(SFR). The Special Function Registers are located in
the first 32 locations of each bank. Register locations
20h-7Fh in Bank 0 and A0h-BFh in Bank 1 are GPRs,
implemented as static RAM for the PIC16F636/639.
For the PIC12F635, register locations 40h through 7Fh
are GPRs implemented as static RAM. Register
locations F0h-FFh in Bank 1 point to addresses 70h-
7Fh in Bank 0. All other RAM is unimplemented and
returns ‘0’ when read. RP0 (STATUS<5>) is the bank
select bit.
TABLE 2-1:
BANK SELECTION
FIGURE 2-1:
PROGRAM MEMORY MAP AND
STACK OF THE PIC12F635
FIGURE 2-2:
PROGRAM MEMORY MAP AND
STACK OF THE PIC16F636/639
RP0
RP1
Bank
00
0
10
1
01
2
11
3
PC<12:0>
13
0000h
0004h
0005h
03FFh
1FFFh
Stack Level 1
Stack Level 8
Reset Vector
Interrupt Vector
On-chip Program
Memory
CALL, RETURN
RETFIE, RETLW
0400h
Access 0-3FFh
PC<12:0>
13
0000h
0004h
0005h
07FFh
1FFFh
Stack Level 1
Stack Level 8
Reset Vector
Interrupt Vector
On-chip Program
Memory
CALL, RETURN
RETFIE, RETLW
0800h
Access 0-7FFh



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com