Dual Ultrafast

Voltage Comparator

ADCMP565

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any

infringements of patents or other rights of third parties that may result from its use.

Specifications subject to change without notice. No license is granted by implication

or otherwise under any patent or patent rights of Analog Devices. Trademarks and

registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

Fax: 781.326.8703

© 2003 Analog Devices, Inc. All rights reserved.

FEATURES

300 ps propagation delay input to output

50 ps propagation delay dispersion

Differential ECL compatible outputs

Differential latch control

Robust input protection

Input common-mode range −2.0 V to +3.0 V

Input differential range ±5 V

Power supply sensitivity greater than 65 dB

200 ps minimum pulsewidth

5 GHz equivalent input rise time bandwidth

Typical output rise/fall of 160 ps

SPT 9689 replacement

APPLICATIONS

High speed instrumentation

Scope and logic analyzer front ends

Window comparators

High speed line receivers and signal restoration

Threshold detection

Peak detection

High speed triggers

Patient diagnostics

Disk drive read channel detection

Hand-held test instruments

Zero-crossing detectors

Clock drivers

Automatic test equipment

FUNCTIONAL BLOCK DIAGRAM

NONINVERTING

INPUT

INVERTING

INPUT

LATCH ENABLE

INPUT

Q OUTPUT

Q OUTPUT

LATCH ENABLE

INPUT

02820-0-001

ADCMP565

Figure 1.

GENERAL DESCRIPTION

The ADCMP565 is an ultrafast voltage comparator fabricated

on Analog Devices’ proprietary XFCB process. The device

features 300 ps propagation delay with less than 50 ps overdrive

dispersion. Overdrive dispersion, a particularly important

characteristic of high speed comparators, is a measure of the

difference in propagation delay under differing overdrive

conditions.

A fast, high precision differential input stage permits consis-

tent propagation delay with a wide variety of signals in the

common-mode range from −2.0 V to +3.0 V. Outputs are

complementary digital signals fully compatible with ECL 10 K

and 10 KH logic families. The outputs provide sufficient drive

current to directly drive transmission lines terminated in 50 Ω

to −2 V. A latch input is included, which permits tracking,

track-and-hold, or sample-and-hold modes of operation.

The ADCMP565 is available in a 20-lead PLCC package.