数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MSLFS 数据表(PDF) 3 Page - Mixed Signal Integration

部件名 MSLFS
功能描述  Selectable Low Voltage Lowpass/Bandpass Filter
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MSI [Mixed Signal Integration]
网页  https://www.mix-sig.com
标志 MSI - Mixed Signal Integration

MSLFS 数据表(HTML) 3 Page - Mixed Signal Integration

  MSLFS Datasheet HTML 1Page - Mixed Signal Integration MSLFS Datasheet HTML 2Page - Mixed Signal Integration MSLFS Datasheet HTML 3Page - Mixed Signal Integration MSLFS Datasheet HTML 4Page - Mixed Signal Integration MSLFS Datasheet HTML 5Page - Mixed Signal Integration MSLFS Datasheet HTML 6Page - Mixed Signal Integration MSLFS Datasheet HTML 7Page - Mixed Signal Integration MSLFS Datasheet HTML 8Page - Mixed Signal Integration  
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
FSEL=0
FSEL=1
TYPE
Lowpass
Bandpass
0
Butterworth
Full Octave
1
Bessel
Third Octave
2
Elliptic
Sixth Octave
The filter type is selected using the two filter select pins,
TYPE and FSEL, FSEL is a pin that selects lowpass or
bandpass (lowpass = 0, bandpass = 1). TYPE is a tertiary
control pin that selects the filter response. State 0 is
VSS, state 1 is GND and state 2 is VDD.
Selectable Low Voltage Lowpass/Bandpass Filter
Data Sheet
6/2014
Pin Description________________
1. TYPE
Filter Response Select Pin
2. GND
AC Ground, decouple
with 0.1 uF to VSS
3. VREF
Reference Voltage, internally
generated, typically VDD/2.2 for
Single Supply Operation
4. MICIN
Input to Mic Amp
5. MICOUT
Output of Mic Amp
6. FO
Clock to Corner Select Pin
7. G
Gain Select Pin
8. FSEL
Selects Filter.
0 = Low Pass, 1 = Bandpass
9. VDD
Positive Power Supply, Typically
1.2 Volts for Single Supply
10. CTVL
Activate or Disable Boost Circuit
11. PD
Power Down Pin, CMOS level,
Hi = Power Down
12. CLK
Clock Input
13. PWR
Sets Bias Current for Filter Stages,
Lo=low power, Hi=normal power
14. OUT
Filter Output
15. VSSL
Bypass Capacitor for Boost Circuit,
voltage at this pin is negative in relation
to VSS, tie positive side of
polarized cap to VSS
16. VSS
Ground Pin, 0 Volts
for Single Supply
Pin Configuration
Filter Selection________________
Gain and Frequency Selection____
The Gain control pin G is a tertiary control pin where
state 0 is VSS, state 1 is GND level and state 2 is VDD.
G
Gain
0
OdB
1
6dB
2
12dB
The frequency control pin F0 is a pin where high is
clock to corner of 85.3 to 1 (170.6 to 1 for Bessel) and
low is clock to corner of 42.65 to 1 (85.3 to 1 for Bes-
sel).
16
15
14
13
12
11
10
9
TYPE
VSS
GND
VSSL
VREF
OUT
MICIN
PWR
MICOUT
CLK
FO
PD
G
CTVL
FSEL
VDD
16 Pin
Web Site “www.mix-sig.com”
© 2004-2014 Mixed Signal Integration 3



Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com