MSSCSAN datasheet(4/8 Pages) MSI

4 / 8 page

INB

GAIN

OUTA

INA

AGND

CLK

VSS

OUT1

OUT2

OUT3

OUT4

OUT5

VDD

OUTB

OUT6

6/2017

Single Chip Spectrum Analyzer

Data Sheet

2017

Mixeed Signal Inteegratioon 4

www.mix-ssig.coom

Pin Description

INB Inverting Uncommitted Op Amp Input B

OUTA

Op Amp Output A

INA

Inverting Op Amp Input A

AGND

Analog ground, Connect to 1/2

VDD

CLK

Clock input, CMOS Level, Clock fre-

quency determines position of band

pass filter outputs

VSS

Negative Supply; Tie to 0VDC

GAIN

Tertiary Control: 0V, 0 dB,

1/2 VDD 10 dB,

VDD

20 dB

Power Down; When CMOS high,

device is powered down.

1/2 VDD Low Power

VSS

Medium Power

OUT1 1.12X Filter Output

10.

OUT2 1.26X Filter Output

11.

OUT3 1.41X Filter Output

12.

OUT4 1.59X Filter Output

13.

OUT5 1.78X Filter Output

14.

OUT6 2X Octave Filter Output

15.

VDD Positive Supply, Typically 5.0 VDC

16.

OUTB

Uncommitted Op Amp B Output.

Figure 3:

MSSCSA Pinout

MSSCSAN 数据表(PDF) 4 Page - Mixed Signal Integration

MSSCSAN 数据表(HTML) 4 Page - Mixed Signal Integration

Html Pages

1 2 3 4 5 6 7 8

数据表下载