PIN CONFIGURATION

PIN DESCRIPTION

Pin Name

I/O

Description

DI/O

I/O

Data Output Pin ( N-Channel, Open-Drain ) or Data Input pin

This pin Outputs/Input serial data at the falling(rising) edge of the shift clock.

CLK

I

Clock Input Pin

This pin reads serial data at the rising edge and outputs data at the falling edge.

STB

I

Serial Interface Strobe Pin

The data input after the STB has fallen is processed as a command

When this pin is “HIGH”, CLK is ignored.

K1 to K2

I

Key Data Input Pins. The data sent to these pins are latched at the end of the display

cycle. ( Internal Pull-Low Resistor)

GND

-

SG1/KS1 to

SG10/KS10

O

Segment Output Pins ( p-channel, open drain )

Also acts as the Key Source

SG12/GR7

toSG14/GR5

O

Segment/Grid Output Pins

VDD

-

GR4 to GR1

O

Grid Output Pins

FUNCTIONAL DESCRIPTION

COMMANDS

A command is the first byte ( b0 to b7 ) inputted to HT1668 via the DIN Pin after STB pin has changed from HIGH to

LOW Stage. If for some reason the STB Pin is set to HIGH while data or commands are being transmitted, the serial

communications is initialized, and the data/commands being transmitted are considered invalid.

LED Driver IC

HT1668

DIO

1

CLK

2

STB

3

K1

4

K2

5

VDD

6

SEG1/KS1

7

SEG2/KS2

8

SEG3/KS3

9

SEG4/KS4

10

SEG5/KS5

11

SEG6/KS6

12

SEG7/KS7

13

SEG8/KS8

14

SEG9/KS9

15

SEG10/KS10

16

GRID7

17

GRID6

18

GRID5

19

GRID4

20

GRID3

21

GND

22

GRID2

23

GRID1

24

GroundPin

Power Supply

www.artschip.com

3