GD25LE10CSIG datasheet(24/75 Pages) GIGADEVICE

24 / 75 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LE40C/20C/10C/05C

accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#)

signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not

executed once the Hardware Protected Mode is entered.

Figure6. Write Status Register Sequence Diagram

7.6 Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), and each bit is latched-in on the rising

edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency

fR, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented

to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single

Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in

progress, is rejected without having any effects on the cycle that is in progress.

Figure7. Read Data Bytes Sequence Diagram

7.7 Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte

address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at

that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fC, on the falling edge of SCLK. The first

byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte

of data is shifted out.

Command

01H

CS#

SCLK

High-Z

9 10 11 12 13 14 15

MSB

Status Register in

16 17 18 19 20 21 22 23

15 14 13 12 11 10 9

Command

03H

CS#

SCLK

High-Z

9 10

28 29 30 31 32

MSB

34 35 36 37

23 22 21

38 39

24-bit address

MSB

Data Out1

Data Out2

GD25LE10CSIG 数据表(PDF) 24 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25LE10CSIG 数据表(HTML) 24 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

数据表下载