数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GD25LE32DLEGR 数据表(PDF) 35 Page - GigaDevice Semiconductor (Beijing) Inc.

部件名 GD25LE32DLEGR
功能描述  1.8V Uniform Sector Dual and Quad Serial Flash
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]
网页  http://www.gigadevice.com/
标志 GIGADEVICE - GigaDevice Semiconductor (Beijing) Inc.

GD25LE32DLEGR 数据表(HTML) 35 Page - GigaDevice Semiconductor (Beijing) Inc.

Back Button GD25LE32DLEGR Datasheet HTML 31Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE32DLEGR Datasheet HTML 32Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE32DLEGR Datasheet HTML 33Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE32DLEGR Datasheet HTML 34Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE32DLEGR Datasheet HTML 35Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE32DLEGR Datasheet HTML 36Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE32DLEGR Datasheet HTML 37Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE32DLEGR Datasheet HTML 38Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE32DLEGR Datasheet HTML 39Page - GigaDevice Semiconductor (Beijing) Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 72 page
background image
1.8V Uniform Sector
Dual and Quad Serial Flash
GD25LE32D
35
7.19 64KB Block Erase (BE) (D8H)
The 64KB Block Erase (BE) command is erased the all data of the chosen block. A Write Enable (WREN) command
must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is
entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is
a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.
The 64KB Block Erase command sequence: CS# goes low  sending 64KB Block Erase command  3-byte
address on SI  CS# goes high. The command sequence is shown in Figure19. CS# must be driven high after the eighth
bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon
as CS# is driven high, the self-timed Block Erase cycle (whose duration is tSE) is initiated. While the Block Erase cycle is in
progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress
(WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the
cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which
is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.
Figure19. 64KB Block Erase Sequence Diagram
Command
0
1
2
3
4
5
6
7
D8H
CS#
SCLK
SI
8
9
29 30 31
MSB
2
1
0
24 Bits Address
23 22
Figure19a. 64KB Block Erase Sequence Diagram (QPI)
CS#
SCLK
IO0
IO1
IO2
IO3
0
1
2
3
4
5
Command
D8H
6
7
A23-16 A15-8
A7-0
20
16
12
8
4
0
13
9
5
1
14
10
6
2
15
11
7
3
23
19
22 18
21 17



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com