GD25VQ127CSIG datasheet(35/62 Pages) GIGADEVICE

35 / 62 page

Uniform Sector

Dual and Quad Serial Flash

GD25VQ127C

7.27.

Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after

a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the

SUS2/SUS1 bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register will be cleared

from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase

operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a

Program/Erase Suspend is active. The command sequence is show in Figure30.

Figure30. Program/Erase Resume Sequence Diagram

7.28.

Erase Security Registers (44H)

The GD25VQ127C provides three 1024-byte Security Registers which can be erased and programmed individually.

These registers may be used by the system manufacturers to store security and other important information separately from

the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command

must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low  sending Erase Security Registers command 

3-byte address on SI  CS# goes high. The command sequence is shown in Figure31. CS# must be driven high after the

eighth bit of the last address byte has been latched in; otherwise the Erase Security Registers command is not executed.

As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is tSE) is initiated. While the

Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress

(WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is

completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security

Registers Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set

to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address

A23-16

A15-12

A11-10

A9-0

Security Register #1

00H

0 0 0 1

0 0

Don

’t care

Security Register #2

00H

0 0 1 0

0 0

Don

’t care

Security Register #3

00H

0 0 1 1

0 0

Don

’t care

Figure31. Erase Security Registers command Sequence Diagram

Command

44H

CS#

SCLK

29 30 31

MSB

24 Bits Address

23 22

Command

7AH

CS#

SCLK

Resume Erase/Program

GD25VQ127CSIG 数据表(PDF) 35 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25VQ127CSIG 数据表(HTML) 35 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载

链接网址

GD25VQ127CSIG 数据表(PDF) 35 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25VQ127CSIG 数据表(HTML) 35 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表 下载

链接网址

数据表下载