数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AX88655P 数据表(PDF) 9 Page - ASIX Electronics Corporation

部件名 AX88655P
功能描述  5-Port 10/100/1000BASE-T Ethernet Switch
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ASIX [ASIX Electronics Corporation]
网页  http://www.asix.com.tw
标志 ASIX - ASIX Electronics Corporation

AX88655P 数据表(HTML) 9 Page - ASIX Electronics Corporation

Back Button AX88655P Datasheet HTML 5Page - ASIX Electronics Corporation AX88655P Datasheet HTML 6Page - ASIX Electronics Corporation AX88655P Datasheet HTML 7Page - ASIX Electronics Corporation AX88655P Datasheet HTML 8Page - ASIX Electronics Corporation AX88655P Datasheet HTML 9Page - ASIX Electronics Corporation AX88655P Datasheet HTML 10Page - ASIX Electronics Corporation AX88655P Datasheet HTML 11Page - ASIX Electronics Corporation AX88655P Datasheet HTML 12Page - ASIX Electronics Corporation AX88655P Datasheet HTML 13Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 40 page
background image
ASIX ELECTRONICS CORPORATION
9
AX88655 P 5-Port 10/100/1000BASE-T Ethernet Switch
2.1.2 GMII Interface Port 1
Signal Name
I/O
Pin No.
Description
GTX_CLK1
O
57
125MHz Clock Output: Please references section 2.1.1.
TX_EN1
O
68
Transmit Enable: Please references section 2.1.1.
TXD1[7:0]
O
67 – 60
Transmit Data: Please references section 2.1.1.
TX_CLK1
I/PD
59
MII Transmit Clock Input: Please references section 2.1.1.
COL1
I/PD
45
Collision Detect: Please references section 2.1.1.
CRS1
I/PD
44
Carrier Sense: Please references section 2.1.1.
RX_DV1
I
55
Receive Data Valid: Please references section 2.1.1.
RX_CLK1
I
54
Receive Clock Input: Please references section 2.1.1.
RXD1[7:0]
I/PD
53 - 46
Receive Data: Please references section 2.1.1.
2.1.3 GMII Interface Port 2
Signal Name
I/O
Pin No.
Description
GTX_CLK2
O
84
125MHz Clock Output: Please references section 2.1.1.
TX_EN2
O
95
Transmit Enable: Please references section 2.1.1.
TXD2[7:0]
O
94 – 87
Transmit Data: Please references section 2.1.1.
TX_CLK2
I/PD
86
MII Transmit Clock Input: Please references section 2.1.1.
COL2
I/PD
72
Collision Detect: Please references section 2.1.1.
CRS2
I/PD
71
Carrier Sense: Please references section 2.1.1.
RX_DV2
I
82
Receive Data Valid: Please references section 2.1.1.
RX_CLK2
I
81
Receive Clock Input: Please references section 2.1.1.
RXD2[7:0]
I/PD
80 - 73
Receive Data: Please references section 2.1.1.
2.1.4 GMII Interface Port 3
Signal Name
I/O
Pin No.
Description
GTX_CLK3
O
111
125MHz Clock Output: Please references section 2.1.1.
TX_EN3
O
122
Transmit Enable: Please references section 2.1.1.
TXD3[7:0]
O
121 – 114
Transmit Data: Please references section 2.1.1.
TX_CLK3
I/PD
113
MII Transmit Clock Input: Please references section 2.1.1.
COL3
I/PD
99
Collision Detect: Please references section 2.1.1.
CRS3
I/PD
98
Carrier Sense: Please references section 2.1.1.
RX_DV3
I
109
Receive Data Valid: Please references section 2.1.1.
RX_CLK3
I
108
Receive Clock Input: Please references section 2.1.1.
RXD3[7:0]
I/PD
107 - 100
Receive Data: Please references section 2.1.1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com