数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MTV038N 数据表(PDF) 7 Page - List of Unclassifed Manufacturers

部件名 MTV038N
功能描述  On-Screen Display Controller for CRT/LCD Monitor
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC1 [List of Unclassifed Manufacturers]
网页  
标志 ETC1 - List of Unclassifed Manufacturers

MTV038N 数据表(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button MTV038N Datasheet HTML 3Page - List of Unclassifed Manufacturers MTV038N Datasheet HTML 4Page - List of Unclassifed Manufacturers MTV038N Datasheet HTML 5Page - List of Unclassifed Manufacturers MTV038N Datasheet HTML 6Page - List of Unclassifed Manufacturers MTV038N Datasheet HTML 7Page - List of Unclassifed Manufacturers MTV038N Datasheet HTML 8Page - List of Unclassifed Manufacturers MTV038N Datasheet HTML 9Page - List of Unclassifed Manufacturers MTV038N Datasheet HTML 10Page - List of Unclassifed Manufacturers MTV038N Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 25 page
background image
Revision 1.1
-7-
2001/8/21
MTV038
(Revision 1.1)
MYSON
TECHNOLOGY
acters and the remaining dots for blank region. The horizontal delay starting from HFLB leading edge is calcu-
lated with the following equation,
For CRT:
Horizontal delay time = ( HORD * 6 + 49) * P - phase error detection pulse width
Where P = One pixel display time = One horizontal line display time / (HORR*12)
For LCD:
Horizontal delay time = ( HORD * 6 + 49) * P
Where P = 1 XIN pixel display time
3.5 Phase lock loop (PLL)
On-chip PLL generates system clock timing (VCLK) by tracking the input HFLB and horizontal resolution reg-
ister (HORR). The frequency of VCLK is determined by the following equation:
VCLK Freq = HFLB Freq * HORR * 12
The VCLK frequency ranges from 6MHz to 150MHz selected by (VCO1, VCO0). In addition, when HFLB input
is not present to MTV038, the PLL will generate a specific system clock, approximately 2.5MHz, by a built-in
oscillator to ensure data integrity.
3.6 Display & Row control registers
The internal RAM contains display and row control registers. The display registers have 450 locations which
are allocated between (row 0, column 0) to (row 14, column 29), as shown in Figure 4 and Figure 5. Each dis-
play register has its corresponding character address on ADDRESS byte, its corresponding background color,
button box format, 1 blink bit and its corresponding color bits on ATTRIBUTE bytes. The row control register is
allocated at column 30 for row 0 to row 14 of attribute bytes, it is used to select background color or button box
and set character size to each respective row. If double width character is chosen, only even column charac-
ters could be displayed on screen and the odd column characters will be hidden.
FIGURE 4. Address Bytes of Display Registers Memory Map
ROW #
COLUMN #
0 1
28 29
30
31
0
1
13
14
CHARACTER ADDRESS BYTES
of DISPLAY REGISTERS
ROW
ATTRIBUTE
CRTL REG
R
E
S
E
R
V
E
D



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com