数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STUSB4710ADTR 数据表(PDF) 2 Page - STMicroelectronics

部件名 STUSB4710ADTR
功能描述  Autonomous USB PD controller with integrated discharge path
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STUSB4710ADTR 数据表(HTML) 2 Page - STMicroelectronics

  STUSB4710ADTR Datasheet HTML 1Page - STMicroelectronics STUSB4710ADTR Datasheet HTML 2Page - STMicroelectronics STUSB4710ADTR Datasheet HTML 3Page - STMicroelectronics STUSB4710ADTR Datasheet HTML 4Page - STMicroelectronics STUSB4710ADTR Datasheet HTML 5Page - STMicroelectronics STUSB4710ADTR Datasheet HTML 6Page - STMicroelectronics STUSB4710ADTR Datasheet HTML 7Page - STMicroelectronics STUSB4710ADTR Datasheet HTML 8Page - STMicroelectronics STUSB4710ADTR Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 34 page
background image
Contents
STUSB4710
2/34
DocID030499 Rev 4
Contents
1
Functional description .................................................................... 4
2
Inputs/outputs ................................................................................. 5
2.1
Pinout................................................................................................ 5
2.2
Pin list ............................................................................................... 7
2.3
Pin description................................................................................... 8
2.3.1
CC1 / CC2 .......................................................................................... 8
2.3.2
I2C interface pins ................................................................................ 8
2.3.3
VBUS_SENSE.................................................................................... 8
2.3.4
VBUS_EN_SRC ................................................................................. 9
2.3.5
VDD .................................................................................................... 9
2.3.6
GND.................................................................................................... 9
2.3.7
ADDR0................................................................................................ 9
2.3.8
VREG2V7 ........................................................................................... 9
2.3.9
VBUS_DISCH..................................................................................... 9
2.3.10
SEL_PDO [5:2] ................................................................................... 9
3
Block descriptions ........................................................................ 10
3.1
CC interface .................................................................................... 10
3.2
BMC ................................................................................................ 10
3.3
Protocol layer .................................................................................. 10
3.4
Policy engine................................................................................... 10
3.5
Device policy manager .................................................................... 11
3.6
VBUS power path control ................................................................ 11
3.6.1
VBUS monitoring .............................................................................. 11
3.6.2
VBUS discharge ............................................................................... 11
3.6.3
VBUS power path assertion ............................................................. 12
3.7
High voltage protection ................................................................... 12
3.8
Hardware fault management ........................................................... 12
3.9
Accessory mode detection .............................................................. 13
3.9.1
Audio accessory mode detection ..................................................... 13
3.9.2
Debug accessory mode detection .................................................... 13
4
User-defined startup configuration.............................................. 14
4.1
Parameter overview ........................................................................ 14
4.2
PDO
– voltage configuration in NVM............................................... 14
4.3
PDO
– current configuration in NVM ............................................... 15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com