数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

VSC8504-02 数据表(PDF) 95 Page - Microsemi Corporation

部件名 VSC8504-02
功能描述  Quad-Port 10/100/1000BASE-T PHY with Synchronous Ethernet and QSGMII/SGMII MAC
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROSEMI [Microsemi Corporation]
网页  http://www.microsemi.com
标志 MICROSEMI - Microsemi Corporation

VSC8504-02 数据表(HTML) 95 Page - Microsemi Corporation

Back Button VSC8504-02 Datasheet HTML 91Page - Microsemi Corporation VSC8504-02 Datasheet HTML 92Page - Microsemi Corporation VSC8504-02 Datasheet HTML 93Page - Microsemi Corporation VSC8504-02 Datasheet HTML 94Page - Microsemi Corporation VSC8504-02 Datasheet HTML 95Page - Microsemi Corporation VSC8504-02 Datasheet HTML 96Page - Microsemi Corporation VSC8504-02 Datasheet HTML 97Page - Microsemi Corporation VSC8504-02 Datasheet HTML 98Page - Microsemi Corporation VSC8504-02 Datasheet HTML 99Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 131 page
background image
Registers
VMDS-10507 VSC8504-02 Datasheet Revision 4.2
84
4.6.14
Enhanced LED Control
The following table contains the bits to control advanced functionality of the parallel and serial LED
signals.
10:8
Clock frequency
select
R/W
Select output clock frequency:
000: 25 MHz output clock
001: 125 MHz output clock
010: 31.25 MHz output clock
011–111: Reserved
000
7:6
Reserved
RO
Reserved
5:4
Clock squelch level
R/W
Select clock squelch level:
00: Automatically squelch clock to low when the
link is not up, is unstable, is up in a mode that
does not support the generation of a recovered
clock (1000BASE-T master or 10BASE-T), or is
up in EEE mode (100BASE-TX or 1000BASE-T
slave).
01: Same as 00 except that the clock is also
generated in 1000BASE-T master and
10BASE-T link-up modes. This mode also
generates a recovered clock output in EEE
mode during reception of LP_IDLE
10: Squelch only when the link is not up
11: Disable clock squelch.
Note: A clock from the SerDes or Cu
PHY will be output on the
recovered clock output in this
mode when the link is down.
Note: A clock from the SerDes or Cu
PHY will be output on the
recovered clock output in this
mode when the link is down.
When the CLK_SQUELCH_IN pin is set high, it
squelches the recovered clocks regardless of
bit settings.
3
Reserved
RO
Reserved
2:0
Clock selection for
specified PHY
R/W
000: Serial media recovered clock
001: Copper PHY recovered clock
010–111: Reserved
000
Table 87 •
Enhanced LED Control, Address 25G (0x19)
Bit
Name
Access Description
Default
15:8 LED pulsing duty cycle
control
R/W
Programmable control for LED pulsing
duty cycle when bit 30.12 is set to 1. Valid
settings are between 0 and 198. A setting
of 0 corresponds to a 0.5% duty cycle and
198 corresponds to a 99.5% duty cycle.
Intermediate values change the duty cycle
in 0.5% increments
00
Table 86 •
Recovered Clock 2 Control, Address 24G (0x18) (continued)
Bit
Name
Access Description
Default



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com