数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

P87LPC768 数据表(PDF) 2 Page - NXP Semiconductors

部件名 P87LPC768
功能描述  Low Power, Low System Cost 80C51 MCU with ADC and PWM
PDF  2 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

P87LPC768 数据表(HTML) 2 Page - NXP Semiconductors

  P87LPC768 Datasheet HTML 1Page - NXP Semiconductors P87LPC768 Datasheet HTML 2Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 2 / 2 page
background image
Low Power, Low System Cost 80C51 MCU with ADC and PWM
P87LPC768
For more information, contact your Philips Semiconductors distributor or www.PhilipsMCU.com
N
orth America
Europe
Asia
Japan/Korea
Tel: 1 800 234-7381
Fax: +31 79 3685126
Fax: 886 2 2134-2941
Fax: +81-3-3740-5057
Internet:
Internet (in Japanese):
www.PhilipsMCU.com
www.philips.co.jp/semicon/
© Philips Electronics N.V. 2000
All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document
does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for
any consequence of its use. Publication thereof does not convey nor imply any license under patent - or industrial or intellectual property rights.
Printed in the USA
611651/14K/FP/2pp/0500
9397-750-07045
LPC768 Block Diagram
Features
• An accelerated 80C51 CPU provides instruction cycle
times of 300–600 ns for all instructions except multiply
and divide when executing at 20 MHz. Execution at up
to 20 MHz when VDD = 4.5 V to 6.0 V, 10 MHz when
VDD = 2.7 V to 6.0 V.
• Four-channel Pulse Width Modulator.
• Four-channel multiplexed 8-bit A/D converter.
Conversion time of 9.3 microseconds at fosc = 20 MHz.
• 2.7 V to 6.0 V operating range for digital functions.
• 4 K bytes OTP memory.
• 128 byte RAM data memory.
• 32-byte customer code EPROM allows serialization of
devices, storage of setup parameters, etc.
• Two 16-bit counter/timers. Each timer may be
configured to toggle a port output upon timer overflow.
4K BYTE
CODE EPROM
INTERNAL
BUS
ACCELERATED
80C51 CPU
128 BYTE
DATA RAM
PORT 2
CONFIGURABLE I/Os
PORT 1
CONFIGURABLE I/Os
PORT 0
CONFIGURABLE I/Os
KEYPAD
INTERRUPT
UART
I2C
TIMER 0, 1
WATCHDOG TIMER
AND OSCILLATOR
ANALOG
COMPARATORS
A/D
CONVERTER
PULSE WIDTH
MODULATOR
CONFIGURABLE
OSCILLATOR
ON-CHIP R/C
OSCILLATOR
CRYSTAL OR
RESONATOR
POWER MONITOR
(POWER-ON RESET,
BROWNOUT RESET)
• Two analog comparators.
• Full duplex UART.
•I2C communication port.
• Eight keypad interrupt inputs, plus two additional external
interrupt inputs.
• Four interrupt priority levels.
• Watchdog timer with separate on-chip oscillator, requiring
no external components. The watchdog timeout time is
selectable from 8 values.
• Active low reset. On-chip power-on reset allows operation
with no external reset components.
• Low voltage reset. One of two preset low voltage levels may
be selected to allow a graceful system shutdown when power
fails. May optionally be configured as an interrupt.
• Oscillator Fail Detect. The watchdog timer has a separate
fully on-chip oscillator, allowing it to perform an oscillator
fail detect function.
• Configurable on-chip oscillator with frequency range and
RC oscillator options (selected by user programmed
EPROM bits). The RC oscillator option allows operation
with no external oscillator components.
• Programmable port output configuration options:
quasi-bidirectional, open drain, push-pull, input-only.
• Selectable Schmitt trigger port inputs.
• LED drive capability (20 mA) on all port pins.
• Controlled slew rate port outputs to reduce EMI. Outputs
have approximately 10 ns minimum ramp times.
• 15 I/O pins minimum. Up to 18 I/O pins using on-chip
oscillator and reset options.
• Only power and ground connections are required to operate
the 87LPC768 when fully on-chip oscillator and reset
options are selected.
• Serial EPROM programming allows simple in-circuit
production coding. Two EPROM security bits prevent
reading of sensitive application programs.
• Idle and Power Down reduced power modes. Improved
wakeup from Power Down mode (a low interrupt input
starts execution). Typical Power Down current is
1 microamp.
• 20-pin DIP and SO packages.



Html Pages

1 2


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com