CC3235MODASF datasheet(33/100 Pages) TI1

33 / 100 page

CC3235MODAS, CC3235MODASF

www.ti.com

SWRS233 – OCTOBER 2019

Submit Documentation Feedback

Product Folder Links: CC3235MODAS CC3235MODASF

Terminal Configuration and Functions

Table 4-3. Signal Descriptions (continued)

FUNCTION

SIGNAL NAME

NO.

TYPE

SIGNAL

DIRECTION

DESCRIPTION

UART

UART1_TX

I/O

UART TX data

I/O

UART1 TX data

UART1_RX

I/O

UART RX data

I/O

UART1 RX data

I/O

UART1_RTS

I/O

UART1 request-to-send (active low)

I/O

UART1_CTS

I/O

UART1 clear-to-send (active low)

UART0_TX

I/O

UART0 TX data

I/O

UART0_RX

I/O

UART0 RX data

I/O

UART0 RX data

UART0_CTS

I/O

UART0 clear-to-send input (active low)

UART0_RTS

I/O

UART0 request-to-send (active low)

I/O

Sense-On-

Power

SOP2

23(5)

Sense-on-power 2

SOP1

Configuration sense-on-power 1

SOP0

Configuration sense-on-power 0

(1) LPDS retention unavailable.

(2) The CC3235MODAx modules are compatible with TI BLE modules using an external RF switch.

(3) Future support.

(4) This pins is not accessible on the CC3235MODAx devices as it is directly tied to the integrated antenna.

(5) This pin has dual functions: as a SOP[2] (device operation mode), and as an external TCXO enable. As a TXCO enable, the pin is an

output on power up and driven logic high. During hibernate low-power mode, the pin is in a Hi-Z state but is pulled down for SOP mode

to disable TCXO. Because of the SOP functionality, the pin must be used as an output only.

CC3235MODASF 数据表(PDF) 33 Page - Texas Instruments

CC3235MODASF 数据表(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载