数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

80C196KB 数据表(PDF) 16 Page - Intel Corporation

部件名 80C196KB
功能描述  COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

80C196KB 数据表(HTML) 16 Page - Intel Corporation

Back Button 80C196KB Datasheet HTML 12Page - Intel Corporation 80C196KB Datasheet HTML 13Page - Intel Corporation 80C196KB Datasheet HTML 14Page - Intel Corporation 80C196KB Datasheet HTML 15Page - Intel Corporation 80C196KB Datasheet HTML 16Page - Intel Corporation 80C196KB Datasheet HTML 17Page - Intel Corporation 80C196KB Datasheet HTML 18Page - Intel Corporation 80C196KB Datasheet HTML 19Page - Intel Corporation 80C196KB Datasheet HTML 20Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 22 page
background image
8XC196KB/8XC196KB16
EXPLANATION OF AC SYMBOLS
Each symbol is two pairs of letters prefixed by ``T'' for time. The characters in a pair indicate a signal and its
condition, respectively. Symbols represent the time between the two signal/condition points.
Conditions:
Signals:
H
- High
L
- Low
V
- Valid
X
- No Longer Valid
Z
- Floating
A
- Address
B
- BHE
BR - BREQ
C
- CLKOUT
D
- DATA IN
G
- Buswidth
H
- HOLD
HA - HLDA
L
- ALE/ADV
Q
- DATA OUT
R- RD
W- WR/WRH /WRL
X
- XTAL1
Y
- READY
AC CHARACTERISTICS-SERIAL
PORT-SHIFT REGISTER MODE
SERIAL PORT TIMING-SHIFT REGISTER MODE (MODE 0
)
Symbol Parameter
Min
Max
Units
TXLXL
Serial Port Clock Period (BRR t 8002H)
6 TOSC
ns
TXLXH
Serial Port Clock Falling Edge to Rising Edge (BRR t 8002H) 4 TOSC b 50 4 TOSC a 50 ns
TXLXL
Serial Port Clock Period (BRR e 8001H)
4 TOSC
ns
TXLXH
Serial Port Clock Falling Edge to Rising Edge (BRR e 8001H) 2 TOSC b 50 2 TOSC a 50 ns
TQVXH Output Data Setup to Clock Rising Edge
2 TOSC b50
ns
TXHQX Output Data Hold after Clock Rising Edge
2 TOSC b50
ns
TXHQV Next Output Data Valid after Clock Rising Edge
2 TOSC a50
ns
TDVXH Input Data Setup to Clock Rising Edge
TOSC a50
ns
TXHDX Input Data Hold after Clock Rising Edge
0
ns
TXHQZ Last Clock Rising to Output Float
2 TOSC
ns
WAVEFORM-SERIAL PORT-SHIFT REGISTER MODE
SERIAL PORT WAVEFORM-SHIFT REGISTER MODE (MODE 0)
270909±18
16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com