| 数据搜索系统,热门电子元器件搜索 |
|
CDCDB2000 数据表(PDF) 20 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
CDCDB2000 数据表(HTML) 20 Page - Texas Instruments |
|
20 / 33 page ![]() 20 CDCDB2000 SNAS787 – NOVEMBER 2019 www.ti.com Product Folder Links: CDCDB2000 Submit Documentation Feedback Copyright © 2019, Texas Instruments Incorporated 7.6.1.3 OECR3 Register (Address = 2h) [reset = FFh] OECR3 is shown in Table 7. Return to the Summary Table. The OECR3 register contains bits that enable or disable individual output clock channels [15:8] Table 7. OECR3 Register Field Descriptions Bit Field Type Reset Description 7 Output Enable, CK15 R/W 1h This bit controls the output enable signal for output channel CK15_P/CK15_N. 0h = Output Disabled 1h = Output Enabled 6 Output Enable, CK14 R/W 1h This bit controls the output enable signal for output channel CK14_P/CK14_N. 0h = Output Disabled 1h = Output Enabled 5 Output Enable, CK13 R/W 1h This bit controls the output enable signal for output channel CK13_P/CK13_N. 0h = Output Disabled 1h = Output Enabled 4 Output Enable, CK12 R/W 1h This bit controls the output enable signal for output channel CK12_P/CK12_N. 0h = Output Disabled 1h = Output Enabled 3 Output Enable, CK11 R/W 1h This bit controls the output enable signal for output channel CK11_P/CK11_N. 0h = Output Disabled 1h = Output Enabled 2 Output Enable, CK10 R/W 1h This bit controls the output enable signal for output channel CK10_P/CK10_N. 0h = Output Disabled 1h = Output Enabled 1 Output Enable, CK9 R/W 1h This bit controls the output enable signal for output channel CK9_P/CK9_N. 0h = Output Disabled 1h = Output Enabled 0 Output Enable, CK8 R/W 1h This bit controls the output enable signal for output channel CK8_P/CK8_N. 0h = Output Disabled 1h = Output Enabled 7.6.1.4 OERDBK Register (Address = 3h) [reset = 0h] OERDBK is shown in Table 8. Return to the Summary Table. The OERDBK register contains bits that report the current state of the OE[12:5]# input pins. Table 8. OERDBK Register Field Descriptions Bit Field Type Reset Description 7 OE12# State R 0h This bit reports the logic level present on the OE12# pin. 6 OE11# State R 0h This bit reports the logic level present on the OE11# pin. 5 OE10# State R 0h This bit reports the logic level present on the OE10# pin. 4 OE9# State R 0h This bit reports the logic level present on the OE9# pin. 3 OE8# State R 0h This bit reports the logic level present on the OE8# pin. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |