CS4364 datasheet(39/50 Pages) CIRRUS

39 / 50 page

DS619A1

CS4364

An un-mute will be performed after executing an LRCK/MCLK ratio change or error, and after changing

the Functional Mode.

When set to 1 (default), this un-mute is effected, similar to attenuation changes, by the Soft and Zero

Cross bits in the Volume and Mixing Control register.

When set to 0, an immediate un-mute is performed in these instances.

Note:

For best results, it is recommended that this feature be used in conjunction with the RMP_DN bit.

5.8.3

Soft Ramp-Down Before Filter Mode Change (RMP_DN)

Function:

If either the FILT_SEL or DEM bits are changed the DAC will stop conversion for a period of time to

change its filter values. This bit selects how the data is effected prior to and after the change of the filter

values.

When set to 1 (default), a mute will be performed prior to executing a filter mode change and an un-mute

will be performed after executing the filter mode change. This mute and un-mute are effected, similar to

attenuation changes, by the Soft and Zero Cross bits in the Volume and Mixing Control register.

When set to 0, an immediate mute is performed prior to executing a filter mode change.

Note:

For best results, it is recommended that this feature be used in conjunction with the RMP_UP bit.

5.8.4

PCM Auto-Mute (PAMUTE)

Function:

When set to 1 (default) the Digital-to-Analog converter output will mute following the reception of 8192

consecutive audio samples of static 0 or -1. A single sample of non-static data will release the mute. De-

tection and muting is done independently for each channel. The quiescent voltage on the output will be

retained and the Mute Control pin will go active during the mute period.

When set to 0 this function is disabled.

5.8.5

DSD Auto-Mute (DAMUTE)

Function:

When set to 1 (default) the Digital-to-Analog converter output will mute following the reception of 256 re-

peated 8-bit DSD mute patterns (as defined in the SACD specification).

A single bit not fitting the repeated mute pattern (mentioned above) will release the mute. Detection and

muting is done independently for each channel. The quiescent voltage on the output will be retained and

the Mute Control pin will go active during the mute period.

5.8.6

MUTE Polarity and DETECT (MUTEP1:0)

Default = 00

00 - Auto polarity detect, selected from MUTEC1 pin

01 - Reserved

10 - Active low mute polarity

11 - Active high mute polarity

CS4364 数据表(PDF) 39 Page - Cirrus Logic

CS4364 数据表(HTML) 39 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表下载

链接网址

CS4364 数据表(PDF) 39 Page - Cirrus Logic

CS4364 数据表(HTML) 39 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表 下载

链接网址

数据表下载