MPC852T datasheet(2/80 Pages) FREESCALE

2 / 80 page

MPC852T Hardware Specifications, Rev. 3.1

Freescale Semiconductor

Features

The MPC852T is comprised of three modules that each use the 32-bit internal bus: the MPC8xx core, the system

integration unit (SIU), and the communication processor module (CPM). Figure1 shows the MPC852T block

diagram.

The following list summarizes the key MPC852T features:

•

Embedded MPC8xx core up to 100 MHz

•

Maximum frequency operation of the external bus is 66 MHz

— The 50 MHz / 66 MHz core frequencies support both 1:1 and 2:1 modes.

— The 80 MHz / 100 MHz core frequencies support 2:1 mode only.

•

Single-issue, 32-bit core (compatible with the PowerPC architecture definition) with 32 32-bit

general-purpose registers (GPRs)

— The core performs branch prediction with conditional prefetch, without conditional execution.

— 4-Kbyte data cache and 4-Kbyte instruction cache

– 4-Kbyte instruction cache is two-way, set-associative with 128 sets.

– 4-Kbyte data cacheis two-way, set-associative with 128 sets.

– Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache

blocks.

– Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and

are lockable on a cache block basis.

— MMUs with 32-entry TLB, fully associative instruction, and data TLBs

— MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces,

and 16 protection groups

•

Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)

•

32 address lines

•

Memory controller (eight banks)

— Contains complete dynamic RAM (DRAM) controller

— Each bank can be a chip select or RAS to support a DRAM bank

— Up to 30 wait states programmable per memory bank

— Glueless interface to DRAM, SIMMS, SRAM, EPROMs, Flash EPROMs, and other memory devices

— DRAM controller-programmable to support most size and speed memory interfaces

— Four CAS lines, four WE lines, and one OE line

— Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)

— Variable block sizes (32 Kbytes–256 Mbytes)

— Selectable write protection

— On-chip bus arbitration logic

•

Fast Ethernet Controller (FEC)

•

General-purpose timers

— Two 16-bit timers or one 32-bit timer

— Gate mode can enable or disable counting.

— Interrupt can be masked on reference match and event capture.

MPC852T 数据表(PDF) 2 Page - Freescale Semiconductor, Inc

MPC852T 数据表(HTML) 2 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载