数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSA6351MI3JB-T 数据表(PDF) 4 Page - Microchip Technology

部件名 DSA6351MI3JB-T
功能描述  Ultra-Small, Ultra-Low Power MEMS Oscillatorwith Spread Spectrum for Automotive
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

DSA6351MI3JB-T 数据表(HTML) 4 Page - Microchip Technology

  DSA6351MI3JB-T Datasheet HTML 1Page - Microchip Technology DSA6351MI3JB-T Datasheet HTML 2Page - Microchip Technology DSA6351MI3JB-T Datasheet HTML 3Page - Microchip Technology DSA6351MI3JB-T Datasheet HTML 4Page - Microchip Technology DSA6351MI3JB-T Datasheet HTML 5Page - Microchip Technology DSA6351MI3JB-T Datasheet HTML 6Page - Microchip Technology DSA6351MI3JB-T Datasheet HTML 7Page - Microchip Technology DSA6351MI3JB-T Datasheet HTML 8Page - Microchip Technology DSA6351MI3JB-T Datasheet HTML 9Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 26 page
background image
DSA63XX
DS20006189A-page 4
 2019 Microchip Technology Inc.
Output Logic Levels
VOH
0.8 x VDD
V
Output Logic High, I = 3 mA,
Std. Drive
Output Logic High, I = 6 mA,
High Drive
VOL
0.2 x VDD
V
Output Logic Low, I = –3 mA,
Std. Drive
Output Logic Low, I = –6 mA,
High Drive
Output Transition Time
Rise Time/Fall Time
tRX/tFX
1
1.5
ns
DSA61x2
High Drive,
20% to 80%
CL = 15 pF
VDD = 1.8V
0.5
1.0
ns
VDD = 2.5V/3.3V
tRY/tFY
1.2
2.0
ns
DSA61x1
Std Drive,
20% to 80%
CL = 10 pF
VDD = 1.8V
0.6
1.2
ns
VDD = 2.5V/3.3V
Period Jitter, RMS
JPER
8.5
psRMS
fOUT =
27 MHz,
Spread Off
VDD = 1.8V
7
VDD = 2.5V/3.3V
Cycle-to-Cycle Jitter
(Peak)
JCy–Cy
50
70
ps
fOUT =
27 MHz,
Spread Off
VDD = 1.8V
35
60
VDD = 2.5V/3.3V
Period Jitter
(Peak-to-Peak)
JPP
70
ps
fOUT =
27 MHz,
Spread Off
VDD = 1.8V
60
VDD = 2.5V/3.3V
Spread Spectrum
Modulation Frequency
fSS
33
kHz
ELECTRICAL CHARACTERISTICS (CONTINUED)
Electrical Characteristics: Unless otherwise indicated, VDD = 1.8V –5% to 3.3V +10%, TA = –40°C to +125°C.
Parameters
Sym.
Min.
Typ.
Max.
Units
Conditions
Note 1: Pin 4 VDD should be filtered with 0.1 μF capacitor.
2: Not including current through pull-up resistor on EN pin (if configured).
3: Includes frequency variations due to initial tolerance, temp. and power supply voltage.
4: Input waveform must be monotonic with rise/fall time < 10 ms
5: Output Disable time takes up to two periods of the output waveform + 200 ns.
6: For parts configured with OE, not Standby.
7: Output is enabled if pad is floated or not connected.
8: Time to reach 90% of target VDD. Power ramp rise must be monotonic.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com