数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32MP153F 数据表(PDF) 30 Page - STMicroelectronics

部件名 STM32MP153F
功能描述  Arm® dual Cortex®-A7 800 MHz Cortex®-M4 MPU, TFT, 37 comm. interfaces, 29 timers, adv. analog, crypto
PDF  254 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32MP153F 数据表(HTML) 30 Page - STMicroelectronics

Back Button STM32MP153F Datasheet HTML 26Page - STMicroelectronics STM32MP153F Datasheet HTML 27Page - STMicroelectronics STM32MP153F Datasheet HTML 28Page - STMicroelectronics STM32MP153F Datasheet HTML 29Page - STMicroelectronics STM32MP153F Datasheet HTML 30Page - STMicroelectronics STM32MP153F Datasheet HTML 31Page - STMicroelectronics STM32MP153F Datasheet HTML 32Page - STMicroelectronics STM32MP153F Datasheet HTML 33Page - STMicroelectronics STM32MP153F Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 254 page
background image
Functional overview
STM32MP153C/F
30/254
DS12503 Rev 3
3.9
Reset and clock controller (RCC)
The clock and reset controller manages the generation of all the clocks, as well as the clock
gating and the control of the system and peripheral resets. It provides a high flexibility in the
choice of clock sources and allows application of clock ratios to improve the power
consumption. In addition, on some communication peripherals that are capable to work with
two different clock domains (either a bus interface clock or a kernel peripheral clock), the
system frequency can be changed without modifying the baudrate.
3.9.1
Clock management
The devices embed four internal oscillators, two oscillators with external crystal or
resonator, three internal oscillators with fast startup time and four PLLs.
The RCC receives the following clock source inputs:
•
Internal oscillators:
–
64 MHz HSI clock (1% accuracy)
–
4 MHz CSI clock
–
32 kHz LSI clock
•
External oscillators:
–
8-48 MHz HSE clock
–
32.768 kHz LSE clock
The RCC provides four PLLs:
•
The PLL1 is dedicated to the MPU clocking
•
The PLL2 provides:
–
The clocks for the AXI-SS (including APB4, APB5, AHB5 and AHB6 bridges)
–
The clocks for the DDR interface
•
The PLL3 provides:
–
The clocks for the MCU, and its bus matrix (including the APB1, APB2, APB3,
AHB1, AHB2, AHB3 and AHB4)
–
The kernel clocks for peripherals
•
The PLL4 is dedicated to the generation of the kernel clocks for various peripherals
The system starts on the HSI clock. The user application can then select the clock
configuration.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com