数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC18730EP/R2 数据表(PDF) 17 Page - Freescale Semiconductor, Inc

部件名 MPC18730EP/R2
功能描述  Power Management IC with Five Power Management IC with Five Power Management IC with Five Power Management IC with Five
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC18730EP/R2 数据表(HTML) 17 Page - Freescale Semiconductor, Inc

Back Button MPC18730EP/R2 Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC18730EP/R2 Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC18730EP/R2 Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC18730EP/R2 Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC18730EP/R2 Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC18730EP/R2 Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC18730EP/R2 Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC18730EP/R2 Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC18730EP/R2 Datasheet HTML 21Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 38 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
17
18730
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
START-UP CONTROL INPUT (SYSTEM CONTROL)
The latch is set at the rising edge of any WAKE1B-4B input
pin, and WAKE(int) goes High. WAKE1~4B inputs consist of
OR logic. At this time, the input pin which went Low keeps
latched until CLR goes High. After the latch is reset by CLR,
WAKE(int) goes Low when SLEEP goes High. The latch is
also cleared and WAKE(int) goes Low when SLEEP goes
High before the latch is cleared by CLR. In this case, CLR
keeps negated while RSTO1B, 2B(Ext) is Low. SLEEP keeps
negated while RSTO1B, 2B(Ext) is Low or CLR is High. The
period of time for which CLR and SLEEP are negated can be
set by the SEQSEL pin. Refer to Truth Table 5, on page 13
for the correspondence between the SEQSEL pin settings
and negation period.
If SLEEP goes High to place the chip into the standby
mode while any of the WAKEB pins is Low, the chip can be
awakened again. This may happen if, when an WAKEB pin
and LSWO are connected, SLEEP goes High earlier than the
period of time (*1) specified by the external component of the
WAKEB pin.
Also, if the period of time after WAKE(int) goes High until
CLR goes High from Low is longer than the time specified by
WDT, internal sleep will start up to place the chip into the
standby mode.
(*1: It is 30 µsec when a capacitor is not connected as the
external component.)
Figure 6. Start-Up Timing Diagram
STANDBY POWER SUPPLY CIRCUIT
Figure 7. Standby Power Supply Circuit Diagram
CLR
WDT
WAKEB
WAKE(Int)
Time specified by WDT
VB
CLR
LVB
VB
Short-circuit VB and LVB, and connect a Schottky
diode between VB and V_STBY only when using
Ni_mh.
When using Li_ion, leave LVB open, and short-
circuit HVB and VB.
RST1B
RST1B(Int)
VO1
LSWO
V_STBY
V_STBY
HVB
Standby
Power
Supply
Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com