| 数据搜索系统,热门电子元器件搜索 |
|
INMP441ACEZ-R0 数据表(PDF) 5 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
INMP441ACEZ-R0 数据表(HTML) 5 Page - List of Unclassifed Manufacturers |
|
5 / 21 page ![]() INMP441 TABLE 2. I2S DIGITAL INPUT/OUTPUT CHARACTERISTICS PARAMETER CONDITIONS MIN TYP MAX UNITS NOTES DIGITAL INPUT Input Voltage High (VIH) L/R, WS, SCK 0.7 x VDD VDD V 1 Input Voltage Low (VIL) L/R, WS, SCK 0 0.25 x VDD V 1 SD DIGITAL INPUT Voltage Output Low (VOL) VDD = 1.8 V, ISINK = 0.25 mA 0.1 × VDD V 1 Voltage Output Low (VOL) VDD = 1.8 V, ISINK = 0.7 mA 0.3 × VDD V 1 Voltage Output High (VOH) VDD = 1.8 V, ISINK = 0.7 mA 0.7 × VDD V 1 Voltage Output High (VOH) VDD = 1.8 V, ISINK = 0.25 mA 0.9 × VDD V 1 Voltage Output Low (VOL) VDD = 3.3 V, ISINK = 0.5 mA 0.1 × VDD V 1 Voltage Output Low (VOL) VDD = 3.3 V, ISINK = 1.7 mA 0.3 × VDD V 1 Voltage Output High (VOH) VDD = 3.3 V, ISINK = 1.7 mA 0.7 × VDD V 1 Voltage Output High (VOH) VDD = 3.3 V, ISINK = 0.5 mA 0.9 × VDD V 1 Note 1: Limits based on characterization results; not production tested. TABLE 3. SERIAL DATA PORT TIMING SPECIFICATIONS PARAMETER CONDITIONS MIN TYP MAX UNITS NOTES tSCH SCK high 50 ns tSCL SCK low 50 ns tSCP SCK period 312 ns fSCK SCK frequency 0.5 3.2 MHz tWSS WS setup 0 ns tWSH WS hold 20 ns fWS WS frequency 7.8 50 kHz TIMING DIAGRAM Figure 1. Serial Data Port Timing SCK WS SD tSCP tSCH tSCL tWSH tWSS Page 5 of 21 Document Number: DS-INMP441-00 Revision: 1.1 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |