| 数据搜索系统,热门电子元器件搜索 |
|
TLE4959CFX 数据表(PDF) 13 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TLE4959CFX 数据表(HTML) 13 Page - Infineon Technologies AG |
|
13 / 20 page ![]() Data Sheet 13 1.0 2018-02 TLE4959C FX Flexible Transmission Speed Sensor EEPROM Functional Description 4 EEPROM Functional Description 4.1 Serial Interface The serial interface is used to set parameter and to program the sensor IC, it allows writing and reading of internal registers. Data transmission to the IC is done by supply voltage modulation, by providing the clock timing and data information via only one line. Data from the IC are delivered via the output line, triggered by as well clocking the supply line. In normal application operation the interface is not active, for entering that mode a certain command right after power-on is required. A detailed document (TLE4959C FX EEPROM Programming Guide) is available on request. It contains the description of electrical timing and voltage requirements, as well as the information about data protocol, available registers and addresses. 4.1.1 Data Transmission Commands to the sensor are sent by modulating the supply voltage between two levels VDD,high and VDD,low. They are sent in series of 17 pulses corresponding to 16 bit words, with MSB transmitted first and LSB last, respectively the stop bit. Each of the 16 pulses is coded by the duty cycle as logical “0” or “1”. Logical "1" is represented by a duty cycle of 2/3 of the period on VDD,high, logical “0” is represented by a duty cycle of 1/3 at VDD,high. This forms the bit information and acts also as serial interface clock. Data transmission from the device is represented by the state of the output, high for logical “1” and low for logical “0”. Recommended period length is around 200 (tbd) µs per bit. End of word is indicated by a long "low" supply (> 750 ms, first 30 ms should be > VDD,high, remaining time < VDD,low). Please note, that for transmission of 16 data bits in total 17 pulses on VDD are necessary. If more than 16 input bits are transmitted the output bits are irrelevant (transmission buffer empty), whereas the input bits remain valid and start overwriting the previously transmitted bits. In any case the last 17 transmitted bits are interpreted as transmitted data word (16 bit) + 1 stop bit. Figure 6 Serial Protocol tbit tbit tbit tbit tbit tbit thigh tlow 0 0 0 0 1 0 0 1 1 0 1 1 1 0 MSB LSB Stop_bit=0 tON tSupply ,enter VDD 0 VDD,low VDD,high time pulse1…… pulse17 tdig_reset tSupplyhigh,exit tstop VQ MSB LSB |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |