数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32MP157A 数据表(PDF) 128 Page - STMicroelectronics

部件名 STM32MP157A
功能描述  Arm® dual Cortex®-A7 800 MHz Cortex®-M4 MPU, 3D GPU, TFT/DSI, 37 comm. interfaces, 29 timers, adv. analog
PDF  259 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32MP157A 数据表(HTML) 128 Page - STMicroelectronics

Back Button STM32MP157A Datasheet HTML 124Page - STMicroelectronics STM32MP157A Datasheet HTML 125Page - STMicroelectronics STM32MP157A Datasheet HTML 126Page - STMicroelectronics STM32MP157A Datasheet HTML 127Page - STMicroelectronics STM32MP157A Datasheet HTML 128Page - STMicroelectronics STM32MP157A Datasheet HTML 129Page - STMicroelectronics STM32MP157A Datasheet HTML 130Page - STMicroelectronics STM32MP157A Datasheet HTML 131Page - STMicroelectronics STM32MP157A Datasheet HTML 132Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 259 page
background image
Electrical characteristics
STM32MP157A/D
128/259
DS12504 Rev 5
6.3.2
Operating conditions at power-up / power-down
Subject to general operating conditions.
VDDA1V8_REG
USB HS PHY voltage
supply with 1.8 V
regulator in bypass
mode
BYPASS_REG1V8 = VDD
1.65
1.8
1.95
V
VIN
I/O Input voltage
TTxa I/O
-0.3
-
VDD+0.3
V
OTG_VBUS I/O
-0.3
-
6(12)
DDR I/O
-0.3
-
VDDQ_DDR
USB HS I/O
-1
-
5.25
All I/O except TTxa
-0.3
-
See(13)
TJ
Junction temperature
range
Suffix 1 version
-20
-
105
oC
Suffix 3 version
-40
-
125
1. Once nRST is released functionality is guaranteed down to VBOR falling edge max.
2. Min VDD is 2.25 V when REG1V8 is used BYPASS_REG1V8 = 0.
3. Should be connected to same power supply voltage as VDD.
4. It is recommended to connect VDD_PLL and VDD_PLL2 to same power supply as VDD.
5. Only for STM32MP157Dxx1 devices
6. 1.25 V is the max allowed voltage, however LPLV-Stop mode is only relevant for VDDCORE up to 0.95 V. In LPLV-Stop
mode, if VDDQ_DDR is not shutdown, to avoid overconsumption on VDDQ_DDR, the DDR memory must be put in
SelfRefresh and DDR PHY must be set in retention mode (setting bit DDRRETEN: DDR retention enable of PWR control
register 3 (PWR_CR3)).
7. DAC cannot be used with VREF below 1.8 V.
8. ADC cannot be used with VREF below 2 V and VDDA above 2 V.
9. Depending on package selected, either VDD3V3_USBFS and VDD3V3_USBHS or only VDD3V3_USB are available.
10. For operation with voltage higher than Min (VDD, VDDA, VDD3V3_USBFS) + 0.3 V, the internal Pull-up and Pull-Down resistors
must be disabled.
11. Independent from any other supply, see details in Section 3.8.1: Power supply scheme.
12. Min(VDD, VDD3V3_USBFS) + 3.6 V < 6 V.
13. Min(VDD, VDDA, VDD3V3_USBFS) + 3.6 V < 5.5 V. This formula has to be applied on power supplies related to the IO
structure described by the pin definition table.
Table 13. General operating conditions (continued)
Symbol
Parameter
Operating conditions
Min.
Typ
Max.
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com