STM32MP157A datasheet(132/259 Pages) STMICROELECTRONICS

132 / 259 page

Electrical characteristics

STM32MP157A/D

132/259

DS12504 Rev 5

6.3.4

Embedded reference voltage

The parameters given in Table 16, Table 17 are derived from tests performed under ambient

temperature and VDD supply voltage conditions summarized in Table 13: General operating

conditions.

VPVDCORE_1(5)

Digital core domain supply

voltage (VDDCORE) detector

threshold 1 (LPLV_Stop)

Falling edge

0.71

0.755

0.8

Vhyst_VDDCORE

Hysteresis of Digital core

domain supply voltage

(VDDCORE) detector

tVDDCORETEMPO

Tempo on VPVDCORE_0 at

rising edge of VDDCORE to

ensure that VDDCORE is fully

established

200

340

550

µs

tSEL_VDDCORETE

MPO

Tempo on VPVDCORE_1 at rising

edge of VDDCORE to ensure that

VDDCORE is fully established on

exit of LPLV-Stop mode

234

380

606

µs

IVDD_VDDCOREVM

(1)

VDDCORE Voltage Monitoring

consumption on VDD

1.7

2.6

4.2

µA

USB_VTH

USB Threshold voltage

1.21

1. Guaranteed by design.

2. No hysteresis when using PVD_IN pin.

3. BOR0 is enabled in all modes and its consumption is therefore included in the supply current characteristics tables.

4. During the first rising edge of VDDCORE, the slope should be less than 2 ms/V to ensure VDDCORE is fully established before

the end of the tVDDCORETEMPO.

5. When exiting from LPLV-Stop mode to RUN mode the rising slope for VDDCORE should be less than 1 ms/V to ensure

VDDCORE is fully established before the end of the tVDDCORETEMPO.

Table 15. Embedded reset and power control block characteristics (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Table 16. Embedded reference voltage

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VREFINT

Internal reference voltages

-40 °C < TJ < 125 °C

1.175

1.210

1.241

tS_vrefint(1)(2)

ADC sampling time when

reading the internal reference

voltage

4.3

µs

tS_vbat(1)

VBAT sampling time when

reading the internal VBAT

reference voltage

9.8

tstart_vrefint

Start time of reference voltage

buffer when ADC is enable

0.8

4.6

Irefbuf(2)

Reference Buffer consumption

for ADC

VDDA = 3.3 V

9.1

13.6

27.7

µA

STM32MP157A 数据表(PDF) 132 Page - STMicroelectronics

STM32MP157A 数据表(HTML) 132 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载