数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32L031C5U6SDTR 数据表(PDF) 92 Page - STMicroelectronics

部件名 STM32L031C5U6SDTR
功能描述  Access line ultra-low-power 32-bit MCU Arm®-based Cortex®-M0, up to 32KB Flash, 8KB SRAM, 1KB EEPROM, ADC
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32L031C5U6SDTR 数据表(HTML) 92 Page - STMicroelectronics

Back Button STM32L031C5U6SDTR Datasheet HTML 88Page - STMicroelectronics STM32L031C5U6SDTR Datasheet HTML 89Page - STMicroelectronics STM32L031C5U6SDTR Datasheet HTML 90Page - STMicroelectronics STM32L031C5U6SDTR Datasheet HTML 91Page - STMicroelectronics STM32L031C5U6SDTR Datasheet HTML 92Page - STMicroelectronics STM32L031C5U6SDTR Datasheet HTML 93Page - STMicroelectronics STM32L031C5U6SDTR Datasheet HTML 94Page - STMicroelectronics STM32L031C5U6SDTR Datasheet HTML 95Page - STMicroelectronics STM32L031C5U6SDTR Datasheet HTML 96Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 126 page
background image
Electrical characteristics
STM32L031x4/6
92/126
DS10668 Rev 6
SPI characteristics
Unless otherwise specified, the parameters given in the following tables are derived from
tests performed under ambient temperature, fPCLKx frequency and VDD supply voltage
conditions summarized in Table 20.
Refer to Section 6.3.12: I/O current injection characteristics for more details on the
input/output alternate function characteristics (NSS, SCK, MOSI, MISO).
3. Spikes with widths above tAF(max) are not filtered
Table 66. SPI characteristics in voltage Range 1 (1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
--
16
MHz
Slave mode receiver
16
Slave mode Transmitter
1.71<VDD<3.6V
--
12(2)
Slave mode Transmitter
2.7<VDD<3.6V
--
16(2)
Duty(SCK)
Duty cycle of SPI clock
frequency
Slave mode
30
50
70
%
tsu(NSS)
NSS setup time
Slave mode, SPI presc = 2
4*Tpclk
-
-
ns
th(NSS)
NSS hold time
Slave mode, SPI presc = 2
2*Tpclk
-
-
tw(SCKH)
tw(SCKL)
SCK high and low time
Master mode
Tpclk–2 Tpclk
Tpclk+2
tsu(MI)
Data input setup time
Master mode
8.5
-
-
tsu(SI)
Slave mode
8.5
-
-
th(MI)
Data input hold time
Master mode
6
-
-
th(SI)
Slave mode
1
-
-
ta(SO
Data output access time
Slave mode
15
-
36
tdis(SO)
Data output disable time
Slave mode
10
-
30
tv(SO)
Data output valid time
Slave mode 1.71<VDD<3.6V
-
29
41
Slave mode 2.7<VDD<3.6V
-
22
28
tv(MO)
Master mode
-
10
17
th(SO)
Data output hold time
Slave mode
9
-
-
th(MO)
Master mode
3
-
-
1. Guaranteed by characterization results.
2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit
into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates
with a master having tsu(MI) = 0 while Duty(SCK) = 50%.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com