STM32G47PBY3TR datasheet(32/229 Pages) STMICROELECTRONICS

32 / 229 page

Functional overview

STM32G473xB STM32G473xC STM32G473xE

32/229

DS12712 Rev 3

This digital interface supports the following features:

•

Up to two DAC output channels

•

8-bit or 12-bit output mode

•

Buffer offset calibration (factory and user trimming)

•

Left or right data alignment in 12-bit mode

•

Synchronized update capability

•

Noise-wave generation

•

Triangular-wave generation

•

Saw tooth wave generation

•

Dual DAC channel independent or simultaneous conversions

•

DMA capability for each channel

•

External triggers for conversion

•

Sample and hold low-power mode, with internal or external capacitor

•

Up to 1 Msps for external output and 15 Msps for internal output

The DAC channels are triggered through the timer update outputs that are also connected

to different DMA channels.

3.20

Voltage reference buffer (VREFBUF)

The STM32G473xB/xC/xE devices embed a voltage reference buffer which can be used as

voltage reference for ADC, DACs and also as voltage reference for external components

through the VREF+ pin.

The internal voltage reference buffer supports three voltages:

•

2.048 V

•

2.5 V

•

2.9 V

An external voltage reference can be provided through the VREF+ pin when the internal

voltage reference buffer is off.

The VREF+ pin is double-bonded with VDDA on some packages. In these packages the

internal voltage reference buffer is not available.

Figure 3. Voltage reference buffer

MSv40197V1

VREFBUF

Low frequency

cut-off capacitor

DAC, ADC

Bandgap

VDDA

100 nF

VREF+

STM32G47PBY3TR 数据表(PDF) 32 Page - STMicroelectronics

STM32G47PBY3TR 数据表(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载