数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32L552CEU6PTR 数据表(PDF) 57 Page - STMicroelectronics

部件名 STM32L552CEU6PTR
功能描述  Ultra-low-power Arm® Cortex®-M33 32-bit MCUTrustZone®FPU, 165 DMIPS, up to 512 KB Flash memory, 256 KB SRAM, SMPS
PDF  340 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32L552CEU6PTR 数据表(HTML) 57 Page - STMicroelectronics

Back Button STM32L552CEU6PTR Datasheet HTML 53Page - STMicroelectronics STM32L552CEU6PTR Datasheet HTML 54Page - STMicroelectronics STM32L552CEU6PTR Datasheet HTML 55Page - STMicroelectronics STM32L552CEU6PTR Datasheet HTML 56Page - STMicroelectronics STM32L552CEU6PTR Datasheet HTML 57Page - STMicroelectronics STM32L552CEU6PTR Datasheet HTML 58Page - STMicroelectronics STM32L552CEU6PTR Datasheet HTML 59Page - STMicroelectronics STM32L552CEU6PTR Datasheet HTML 60Page - STMicroelectronics STM32L552CEU6PTR Datasheet HTML 61Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 340 page
background image
DS12737 Rev 6
57/340
STM32L552xx
Functional overview
78
3.17
Interrupts and events
3.17.1
Nested vectored interrupt controller (NVIC)
The devices embed a nested vectored interrupt controller which is able to manage 8 priority
levels, and to handle up to 109 maskable interrupt channels plus the 16 interrupt lines of the
Cortex®-M33.
The NVIC benefits are the following:
•
Closely coupled NVIC gives low latency interrupt processing
•
Interrupt entry vector table address passed directly to the core
•
Allows early processing of interrupts
•
Processing of late arriving higher priority interrupts
•
Support for tail chaining
•
Processor state automatically saved
•
Interrupt entry restored on interrupt exit with no instruction overhead
•
TrustZone support. The NVIC registers are banked across secure and non-secure
states
The NVIC hardware block provides flexible interrupt management features with minimal
interrupt latency.
3.17.2
Extended interrupt/event controller (EXTI)
The Extended interrupts and event controller (EXTI) manages the individual CPU and
system wakeup through configurable and direct event inputs. It provides wakeup requests to
the power control, and generates an interrupt request to the CPU NVIC and events to the
CPU event input. For the CPU an additional Event Generation block (EVG) is needed to
generate the CPU event signal.
The EXTI wakeup requests allow the system to be woken up from Stop modes.
The interrupt request and event request generation can also be used in RUN modes. The
EXTI also includes the EXTI mux IOport selection.
The EXTI main features are the following:
The EXTI main features are the following:
•
43 input events supported
•
All event inputs allow to wake up the system.
•
Events which do not have an associated wakeup flag in the peripheral, have a flag in
the EXTI and generate an interrupt to the CPU from the EXTI.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com