数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA306 数据表(PDF) 17 Page - STMicroelectronics

部件名 STA306
功能描述  MULTICHANNEL DIGITAL AUDIO PROCESSOR WITH DDX
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA306 数据表(HTML) 17 Page - STMicroelectronics

Back Button STA306 Datasheet HTML 13Page - STMicroelectronics STA306 Datasheet HTML 14Page - STMicroelectronics STA306 Datasheet HTML 15Page - STMicroelectronics STA306 Datasheet HTML 16Page - STMicroelectronics STA306 Datasheet HTML 17Page - STMicroelectronics STA306 Datasheet HTML 18Page - STMicroelectronics STA306 Datasheet HTML 19Page - STMicroelectronics STA306 Datasheet HTML 20Page - STMicroelectronics STA306 Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 33 page
background image
17/33
STA306
Table 4. Interface format as a function of SAO bits.
3.5 Configuration Register F (address 05h)
The STA306 features a DDX processing mode that minimizes the amount of noise generated in frequency range
of AM radio. This mode is intended to be used when DDX is operating in a device with an AM tuner active. The
SNR of the DDX processing is reduced to ~83dB in this mode, which is still greater than the SNR of AM radio.
This output bit, on pin 51 of the device, is used to mute the DDX Power Devices for Power-Down.
3.6 Master Mute Register (address 06h)
SAO(2..0)
Interface Format
000
I2S
001
Left-Justified Data
010
Right-Justified 16-bit Data
011
Right-Justified 18-bit Data
100
Right-Justified 20-bit Data
101
Right-Justified 24-bit Data
BIT
R/W
RST
NAME
DESCRIPTION
6
R/W
0
SAOFB
Determines MSB or LSB first for all SAO formats;
0 – MSB First
1 – LSB First
BIT
D7
D6
D5
D4
D3
D2
D1
D0
NAME
EAPD
AME
COD
SID
PWMD
RST
00
0
0
0
BIT
R/W
RST
NAME
DESCRIPTION
0
R/W
0
PWMD
PWM Output Disable: 0 – PWM Output Normal
1- No PWM Output
1
R/W
0
SID
Serial Interface(I2S Out) Disable: 0 – I2S Output Normal
1- No I2S Output
2
R/W
0
COD
Clock Output Disable: 0 – Clock Output Normal
1- No Clock Output
3
R/W
0
AME
AM Mode Enable : 0 – Normal DDX operation.
1 – AM reduction mode DDX operation.
BIT
R/W
RST
NAME
DESCRIPTION
7
R/W
0
EAPD
External Amplifier Power Down:
0 – External Power Stage Power Down Active
1 - Normal Operation
BIT
D7
D6
D5
D4
D3
D2
D1
D0
NAME
MMUTE
RST
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com