数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AX88852 数据表(PDF) 13 Page - ASIX Electronics Corporation

部件名 AX88852
功能描述  100BASE-TX/FX Repeater Controller
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ASIX [ASIX Electronics Corporation]
网页  http://www.asix.com.tw
标志 ASIX - ASIX Electronics Corporation

AX88852 数据表(HTML) 13 Page - ASIX Electronics Corporation

Back Button AX88852 Datasheet HTML 9Page - ASIX Electronics Corporation AX88852 Datasheet HTML 10Page - ASIX Electronics Corporation AX88852 Datasheet HTML 11Page - ASIX Electronics Corporation AX88852 Datasheet HTML 12Page - ASIX Electronics Corporation AX88852 Datasheet HTML 13Page - ASIX Electronics Corporation AX88852 Datasheet HTML 14Page - ASIX Electronics Corporation AX88852 Datasheet HTML 15Page - ASIX Electronics Corporation AX88852 Datasheet HTML 16Page - ASIX Electronics Corporation AX88852 Datasheet HTML 17Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 39 page
background image
AX88850
PRELIMINARY
ASIX ELECTRONICS CORPORATION
13
2.1B MII interface (share bus MII group 0 port & MII group 1 port)
M0 -- MII group 0 ; M1 -- MII group 1
Signal Name
Type Pin No.
Description
M0_TX_ER
M1_TX_ER
O/ML
O/ML
22
38
Transmit Error : TX_ER is transition synchronously with respect to the rising
edge of TX_CLK . Asserted high when a code violation is request to be send
M0_TXD[3:0]
M1_TXD[3:0]
O/H
O/H
21-18
37-34
Transmit Data : TXD[3:0] is transition synchronously with respect to the
rising edge of TX_CLK. For each TX_CLK period in which TX_EN is
asserted, TXD[3:0] are accepted for transmission by the PHY.
M0_TX_EN[7:0]
M1_TX_EN[7:0]
O/L
O/L
4,3,203,
202,
189-186
74,65-63,
50-47
Transmit Enable : TX_EN is transition synchronously with respect to the
rising edge of TX_CLK. TX_EN indicates that the port is presenting nibbles
on TXD [3:0] for transmission.
M0_RXD[3:0]
M1_RXD[3:0]
I/PU
I/PU
13-10
29,26-24
Receive Data : RXD [3:0] is driven by the PHY synchronously with respect to
RX_CLK.
M0_RX_ER
M1_RX_ER
I/PD
I/PD
14
30
Receive Error : RX_ER ,is driven by PHY and synchronous to RX_CLK, is
asserted for one or more RX_CLK periods to indicate to the port that an error
has detected.
M0_RX_CLK
M1_RX_CLK
I
I
15
31
Receive Clock : RX_CLK is a continuous clock that provides the timing
reference for the transfer of the RX_DV,RXD [3:0] and RX_ER signals from
the PHY to the MII port of the repeater.
M0_RX_DV
M1_RX_DV
I/PD
I/PD
16
32
Receive Data Valid : RX_DV is driven by the PHY synchronously with
respect to RX_CLK. Asserted high when valid data is present on RXD [3:1].
M0_CRS[7:0]
M1_CRS[7:0]
I/PD
I/PD
207-204,
194-191
56-53,
43-40
Carrier Sense : Asynchronous signal CRS is asserted by the PHY when either
the transmit or receive medium is non-idle.
M0_RX_EN[7:0]
M1_RX_EN[7:0]
O/L
O/L
8-4,
201-199,
190
78-75,
62,61,59,
51
Receive Enable : Assert high to the respective PHY chip to enable its receive
data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com