数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MAX17841BGUEV 数据表(PDF) 13 Page - Maxim Integrated Products

部件名 MAX17841BGUEV
功能描述  Automotive SPI Communication Interface (ASCI)
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  https://www.maximintegrated.com/en.html
标志 MAXIM - Maxim Integrated Products

MAX17841BGUEV 数据表(HTML) 13 Page - Maxim Integrated Products

Back Button MAX17841BGUEV Datasheet HTML 9Page - Maxim Integrated Products MAX17841BGUEV Datasheet HTML 10Page - Maxim Integrated Products MAX17841BGUEV Datasheet HTML 11Page - Maxim Integrated Products MAX17841BGUEV Datasheet HTML 12Page - Maxim Integrated Products MAX17841BGUEV Datasheet HTML 13Page - Maxim Integrated Products MAX17841BGUEV Datasheet HTML 14Page - Maxim Integrated Products MAX17841BGUEV Datasheet HTML 15Page - Maxim Integrated Products MAX17841BGUEV Datasheet HTML 16Page - Maxim Integrated Products MAX17841BGUEV Datasheet HTML 17Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 33 page
background image
UART Operation
The UART is the subsystem that transmits messages to
the UART slave devices and receives them back. The
host uses SPI buffer transactions to store unencoded
outgoing messages in the transmit buffer and also to read
decoded incoming messages out of the receive buffer as
shown in Figure 10. Table 5showsthesizeandorganiza-
tion of the UART buffers.
UART Interrupts
There are 12 different UART events that can cause an
interrupt (refer to the Register Table for details). For each
event, there is a status bit, an enable bit, and a flag bit.
The status bit is the real-time status of the event and can only
be set or cleared by the UART. The enable bit determines
whether or not the event causes an interrupt. Interrupt flags
(exceptthePOR_Flag)areedge-triggeredinthattheyareset
only when the interrupt enable bit is true and the correspond-
ingstatusbittransitionsfromalogic-zerostatetologic-one
state. Interrupt flags can only be cleared by the host.
If the flag enable is set when its corresponding status bit
is true, the flag is not set until the status bit transitions
fromalogic-zerostatetoalogic-onestate.Iftheflagis
cleared when the corresponding status bit is true, the flag
does not set again until the status bit transitions from a
logic-zerostatetoalogic-onestate.
When any flag is true, the UART asserts the INT pin. All
flags must be cleared for the INT pin to be deasserted.
TheonlyexceptionisthePOR_Flag,whichhasnoeffect
on INT.
Table 5. UART Buffers
Figure 10. UART Data Flow
PARAMETER
TRANSMIT BUFFER
RECEIVE BUFFER
Organization
4 x 7 bytes
1 x 62 bytes
Size
28 bytes
62 bytes
Message Capacity
4 messages
Variable
HostAccess
Read and Write
ReadOnly
HOST
SPI
PORT
SLAVE
DEVICE(S)
RECEIVE
BUFFER
UART
DECODER
RECEIVER
TRANSMIT
BUFFER
FILL BYTE
GENERATOR
UART
ENCODER
TRANSMITTER
Maxim Integrated │ 13
MAX17841B
Automotive SPI Communication Interface (ASCI)
www.maximintegrated.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com