MCP47FVB11 datasheet(78/92 Pages) MICROCHIP

78 / 92 page

MCP47FVBXX

DS20005405A-page 78

 2015 Microchip Technology Inc.

APPENDIX B:

I2C SERIAL

INTERFACE

This I2C interface is a two-wire interface that allows

multiple devices to be connected to this two-wire bus.

Figure B-1 shows a typical I2C interface connection.

FIGURE B-1:

Typical I2C Interface.

B.1

Overview

A device that sends data onto the bus is defined as a

transmitter, and a device receiving data is defined as a

receiver. The bus has to be controlled by a master

device which generates the serial clock (SCL), controls

the bus access and generates the Start and Stop

conditions. Devices that do not generate a serial clock

work as slave devices. Both master and slave can

operate as transmitter or receiver, but the master

device

determines

which

mode

activated.

Communication is initiated by the master (micro-

controller), which sends the Start bit followed by the

slave address byte. The first byte transmitted is always

the slave address byte, which contains the device

code, the address bits and the R/W bit.

The I2C interface specifies different communication bit

rates. These are referred to as standard, fast or high-

speed modes and the MCP47FVBXX supports these

three modes. The clock rates (bit rate) of these modes

are:

• Standard mode: up to 100 kHz (kbit/s)

• Fast mode: up to 400 kHz (kbit/s)

• High-Speed mode (HS mode): up to 3.4 MHz

(Mbit/s)

The I2C protocol supports two addressing modes:

• 7-bit slave addressing

• 10-bit slave addressing (allows more devices on

I2C bus)

Only 7-bit slave addressing will be discussed in this

section.

The I2C serial protocol allows multiple master devices

on the I2C bus. This is referred to as “Multi-Master”. For

this, all Master devices must support Multi-Master

operation. In this configuration, all master devices mon-

itor their communication. If they detect that they wish to

transmit a bit that is a logic high but is detected as a

logic low (some other master device driving), they “get

off” the bus. That is, they stop their communication and

continue to listen to determine if the communication is

directed towards them.

The I2C serial protocol only defines the field types, field

lengths, timings, etc. of a frame. The frame content

defines the behavior of the device. For details on the

frame content (commands/data), refer to Section 7.0,

Device Commands

The I2C serial protocol does define some commands

called “General Call Addressing”, which allows the

master device to communicate to all slave devices on

the I2C bus.

SCL

Slave

SDA

Master

Typical I2C™ Interface Connections

Other Devices

Note:

Refer

the

NXP

specification

#UM10204, Rev. 06 4 April 2014

document for more details on the

I2C specifications.

MCP47FVB11 数据表(PDF) 78 Page - Microchip Technology

MCP47FVB11 数据表(HTML) 78 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

数据表下载