 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
MCP47FVB02 数据表(PDF) 20 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP47FVB02 数据表(HTML) 20 Page - Microchip Technology |
|
|
20 / 92 page  MCP47FVBXX DS20005405A-page 20 2015 Microchip Technology Inc. TABLE 1-3: I2C BUS START/STOP BITS AND LAT REQUIREMENTS I2C™ AC Characteristics Standard Operating Conditions (unless otherwise specified) Operating Temperature –40 C TA +125C (Extended) Operating Voltage range is described in DC Characteristics Param. No. Symbol Characteristic Min. Max. Units Conditions FSCL Standard Mode 0 100 kHz Cb = 400 pF, 1.8V - 5.5V(2) Fast Mode 0 400 kHz Cb = 400 pF, 2.7V - 5.5V High-Speed 1.7 0 1.7 MHz Cb = 400 pF, 4.5V - 5.5V High-Speed 3.4 0 3.4 MHz Cb = 100 pF, 4.5V - 5.5V D102 Cb Bus Capacitive Loading 100 kHz mode — 400 pF 400 kHz mode — 400 pF 1.7 MHz mode — 400 pF 3.4 MHz mode — 100 pF 90 TSU:STA Start Condition Setup Time (Only relevant for repeated Start condition) 100 kHz mode 4700 — ns Note 2 400 kHz mode 600 — ns 1.7 MHz mode 160 — ns 3.4 MHz mode 160 — ns 91 THD:STA Start Condition Hold time (After this period the first clock pulse is generated) 100 kHz mode 4000 — ns Note 2 400 kHz mode 600 — ns 1.7 MHz mode 160 — ns 3.4 MHz mode 160 — ns 92 TSU:STO Stop Condition Setup Time 100 kHz mode 4000 — ns Note 2 400 kHz mode 600 — ns 1.7 MHz mode 160 — ns 3.4 MHz mode 160 — ns 93 THD:STO Stop Condition Hold Time 100 kHz mode 4000 — ns Note 2 400 kHz mode 600 — ns 1.7 MHz mode 160 — ns 3.4 MHz mode 160 — ns 94 TLATSU LAT ↑ to SCL↑ (write data ACK bit) Setup Time 10 — ns Write Data delayed(3) 95 TLATHD SCL ↑ to LAT↑ (write data ACK bit) Hold Time 250 — ns Write Data delayed(3) 96 TLAT LAT High or Low Time 50 — ns 97 THVCSU HVC High to SCL High (of Start condition) – Setup Time 25 — µs High-Voltage Commands 98 THVCHD SCL Low (of Stop condition) to HVC Low – Hold Time 25 — µs High-Voltage Commands Note 2 Not Tested. This parameter ensured by characterization. Note 3 The transition of the LAT signal between 10 ns before the rising edge (Spec 94) and 250 ns after the rising edge (Spec 95) of the SCL signal is indeterminate whether the change in VOUT is delayed or not. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
