 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
MCP47FVB01A0T-E/ST 数据表(PDF) 56 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP47FVB01A0T-E/ST 数据表(HTML) 56 Page - Microchip Technology |
|
|
56 / 92 page  MCP47FVBXX DS20005405A-page 56 2015 Microchip Technology Inc. FIGURE 7-4: Read Command - Single Memory Address. FIGURE 7-5: Read Command - Last Memory Address Accessed. Control Byte Read Command S0 AD AD AD AD AD A1 1 X A Sr 1 2 3 4 I2C™ Slave Address Memory Address Command Control Byte Read bits D DD D D D D D A Write bit D DD DD DD D A 1A Read bit Repeated Start bit Read Data bits 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 0 P SA 6 SA 5 SA 4 SA 3 SA 2 SA 1 SA 0 SA 6 SA 5 SA 4 SA 3 SA 2 SA 1 SA 0 I2C Slave Address Start bit ACK bit (1) ACK bit (1) ACK bit (4) ACK bit (5) Stop bit (2, 3) ACK bit (1) Note 1: The Acknowledge bit is generated by the MCP47FVBXX. 2: At the falling edge of the SCL pin for the Read command ACK bit, the MCP47FVBXX device updates the value of the specified device register. 3: This command sequence does not need to terminate (using the Stop bit), and the Read command can be repeated (see continuous read format, Section 7.2.2 “Continuous Reads”). 4: Master Device is responsible for A/A signal. If an A signal occurs, the MCP47FVBXX will abort this transfer and release the bus. 5: The Master Device will Not Acknowledge, and the MCP47FVBXX will release the bus so the Master Device can generate a Stop or Repeated Start condition. Control Byte S1 A I2C™ Slave Address Read bits P D DDD D D D D A D DDDD DD D A Read Data bits 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 SA 6 SA 5 SA 4 SA 3 SA 2 SA 1 SA 0 Start bit ACK bit (1) ACK bit (2) Read bit Stop bit (5) ACK bit (3, 4) Note 1: The Acknowledge bit is generated by the MCP47FVBXX. 2: Master Device is responsible for A/A signal. If a A signal occurs, the MCP47FVBXX will abort this trans- fer and release the bus. 3: The Master Device will Not Acknowledge, and the MCP47FVBXX will release the bus so the Master Device can generate a Stop or Repeated Start condition. 4: At the falling edge of the SCL pin for the Read command ACK bit, the MCP47FVBXX device updates the value of the specified device register. 5: This command sequence does not need to terminate (using the Stop bit), and the Read command can be repeated (see continuous read format, Section 7.2.2 “Continuous Reads”). |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
